<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <CopyW1_outft>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>6976</Latency>
                <AbsoluteTimeLatency>69760</AbsoluteTimeLatency>
                <IterationLatency>109</IterationLatency>
                <InstanceList/>
            </CopyW1_outft>
            <CopyW2_outft>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>2944</Latency>
                <AbsoluteTimeLatency>29440</AbsoluteTimeLatency>
                <IterationLatency>92</IterationLatency>
                <InstanceList/>
            </CopyW2_outft>
            <IT_h0>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <IT_w0>
                    <Slack>7.30</Slack>
                    <TripCount>16</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </IT_w0>
            </IT_h0>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>185</BRAM_18K>
            <DSP>274</DSP>
            <FF>61394</FF>
            <LUT>111818</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WSTRB</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWADDR</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWLEN</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWSIZE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWBURST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWLOCK</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWCACHE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWPROT</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWQOS</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWREGION</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WDATA</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WSTRB</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WLAST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARADDR</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARLEN</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARSIZE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARBURST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARLOCK</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARCACHE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARPROT</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARQOS</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARREGION</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RDATA</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RLAST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RRESP</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BRESP</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWADDR</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWLEN</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWSIZE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWBURST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWLOCK</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWCACHE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWPROT</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWQOS</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWREGION</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WDATA</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WSTRB</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WLAST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARADDR</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARLEN</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARSIZE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARBURST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARLOCK</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARCACHE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARPROT</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARQOS</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARREGION</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RDATA</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RLAST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RRESP</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BRESP</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWADDR</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWLEN</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWSIZE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWBURST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWLOCK</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWCACHE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWPROT</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWQOS</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWREGION</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WDATA</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WSTRB</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WLAST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARADDR</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARLEN</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARSIZE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARBURST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARLOCK</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARCACHE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARPROT</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARQOS</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARREGION</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RDATA</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RLAST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RRESP</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BRESP</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WSTRB</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1018</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW1_ky_CopyW1_kx</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1018</ID>
                    <BindInstances>add_ln555_1_fu_1396_p2 add_ln555_3_fu_1408_p2 add_ln555_fu_1417_p2 add_ln555_2_fu_1449_p2 add_ln560_9_fu_1485_p2 sub_ln560_fu_1657_p2 sub_ln560_1_fu_1576_p2 add_ln560_1_fu_1670_p2 sub_ln560_2_fu_1675_p2 add_ln560_2_fu_1773_p2 add_ln560_3_fu_1807_p2 sub_ln560_3_fu_1818_p2 add_ln560_4_fu_1882_p2 add_ln560_6_fu_1624_p2 add_ln560_7_fu_1960_p2 add_ln560_8_fu_1969_p2 add_ln560_10_fu_2034_p2 add_ln558_fu_1511_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW2_inft_fu_1189</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW2_inft</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1189</ID>
                    <BindInstances>add_ln570_fu_349_p2 add_ln576_9_fu_579_p2 add_ln576_5_fu_359_p2 add_ln576_fu_369_p2 sub_ln576_fu_440_p2 sub_ln576_1_fu_452_p2 add_ln576_1_fu_468_p2 sub_ln576_2_fu_474_p2 add_ln576_2_fu_662_p2 add_ln576_3_fu_530_p2 sub_ln576_3_fu_695_p2 add_ln576_4_fu_758_p2 add_ln576_6_fu_554_p2 add_ln576_7_fu_835_p2 add_ln576_8_fu_844_p2 add_ln576_10_fu_909_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1215</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1215</ID>
                    <BindInstances>add_ln586_1_fu_998_p2 add_ln586_fu_1238_p2 add_ln589_fu_1301_p2 empty_fu_1332_p2 sub_ln594_fu_1074_p2 sub_ln594_1_fu_1086_p2 add_ln594_fu_1102_p2 sub_ln594_2_fu_1108_p2 add_ln594_1_fu_1448_p2 add_ln594_2_fu_1164_p2 sub_ln594_3_fu_1481_p2 add_ln594_3_fu_1544_p2 add_ln594_4_fu_1188_p2 add_ln594_5_fu_1621_p2 add_ln594_6_fu_1630_p2 add_ln594_7_fu_1695_p2 add_ln592_fu_2028_p2 add_ln589_1_fu_1210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dataflow_in_loop_IT_w0_1_fu_1302</InstName>
                    <ModuleName>dataflow_in_loop_IT_w0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1302</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_U0</InstName>
                            <ModuleName>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>614</ID>
                            <BindInstances>add_ln619_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>load_tile_to_stream3_U0</InstName>
                            <ModuleName>load_tile_to_stream3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>620</ID>
                            <BindInstances>add_ln616_fu_269_p2 add_ln76_fu_313_p2 add_ln77_fu_319_p2 add_ln83_fu_329_p2 add_ln76_1_fu_343_p2 py_2_fu_370_p2 iy_fu_380_p2 add_ln77_2_fu_385_p2 sub_ln86_fu_448_p2 px_1_fu_467_p2 ix_fu_477_p2 add_ln83_2_fu_482_p2 add_ln86_fu_533_p2 add_ln86_1_fu_542_p2 sub_ln86_1_fu_621_p2 sub_ln86_2_fu_641_p2 add_ln86_2_fu_657_p2 sub_ln86_3_fu_663_p2 add_ln86_3_fu_709_p2 add_ln86_4_fu_747_p2 sub_ln86_4_fu_759_p2 add_ln86_5_fu_1080_p2 add_ln86_6_fu_801_p2 add_ln86_7_fu_811_p2 add_ln86_8_fu_869_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv1conv2_stream4_U0</InstName>
                            <ModuleName>conv1conv2_stream4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>638</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>440</ID>
                                </Instance>
                                <Instance>
                                    <InstName>make_win97_U0</InstName>
                                    <ModuleName>make_win97</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>453</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_make_win97_Pipeline_win9x9_read_pix_fu_126</InstName>
                                            <ModuleName>make_win97_Pipeline_win9x9_read_pix</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>126</ID>
                                            <BindInstances>add_ln117_fu_733_p2 x_4_fu_917_p2 add_ln174_fu_928_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>lb1_U lb1_1_U lb1_2_U lb1_3_U lb1_4_U lb1_5_U lb1_6_U lb1_7_U add_ln616_fu_145_p2 PH_fu_181_p2 PW_fu_190_p2 mul_9ns_9ns_17_1_1_U175</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>conv1conv2_from_windows8_U0</InstName>
                                    <ModuleName>conv1conv2_from_windows8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>464</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1554</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1554</ID>
                                            <BindInstances>add_ln212_fu_1018_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1598</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Conv1_outftmaps</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1598</ID>
                                            <BindInstances>add_ln219_fu_3979_p2 mul_16s_16ns_32_1_1_U234 sum1_1_fu_4319_p2 mul_16s_16ns_32_1_1_U235 add_ln231_fu_5009_p2 add_ln231_3_fu_5015_p2 sum1_3_fu_5077_p2 mul_16s_16ns_32_1_1_U236 add_ln231_2_fu_5213_p2 add_ln231_7_fu_5219_p2 sum1_5_fu_5281_p2 mul_16s_16ns_32_1_1_U237 add_ln231_4_fu_5953_p2 add_ln231_11_fu_5959_p2 sum1_7_fu_6021_p2 mul_16s_16ns_32_1_1_U238 add_ln231_6_fu_6157_p2 add_ln231_15_fu_6163_p2 sum1_9_fu_6225_p2 mul_16s_16ns_32_1_1_U239 add_ln231_8_fu_6774_p2 add_ln231_19_fu_6780_p2 sum1_11_fu_6842_p2 mul_16s_16ns_32_1_1_U240 add_ln231_10_fu_6978_p2 add_ln231_23_fu_6984_p2 sum1_13_fu_7046_p2 mul_16s_16ns_32_1_1_U241 add_ln231_12_fu_7181_p2 add_ln231_27_fu_7187_p2 sum1_15_fu_7249_p2 mul_16s_16ns_32_1_1_U242 add_ln231_14_fu_7385_p2 add_ln231_31_fu_7391_p2 sum1_17_fu_7453_p2 mul_16s_16ns_32_1_1_U243 add_ln231_16_fu_7588_p2 add_ln231_35_fu_7594_p2 sum1_19_fu_7656_p2 mul_16s_16ns_32_1_1_U244 add_ln231_18_fu_7792_p2 add_ln231_39_fu_7798_p2 sum1_21_fu_7860_p2 mul_16s_16ns_32_1_1_U245 add_ln231_20_fu_7995_p2 add_ln231_43_fu_8001_p2 sum1_23_fu_8063_p2 mul_16s_16ns_32_1_1_U246 add_ln231_22_fu_8199_p2 add_ln231_47_fu_8205_p2 sum1_25_fu_8267_p2 mul_16s_16ns_32_1_1_U247 add_ln231_24_fu_8402_p2 add_ln231_51_fu_8408_p2 sum1_27_fu_8470_p2 mul_16s_16ns_32_1_1_U248 add_ln231_26_fu_8606_p2 add_ln231_55_fu_8612_p2 sum1_29_fu_8674_p2 mul_16s_16ns_32_1_1_U249 add_ln231_28_fu_8810_p2 add_ln231_59_fu_8816_p2 sum1_31_fu_8876_p2 mul_16s_16ns_32_1_1_U250 add_ln231_30_fu_9006_p2 add_ln231_63_fu_9012_p2 sum1_33_fu_9074_p2 mul_16s_16ns_32_1_1_U251 add_ln231_32_fu_9210_p2 add_ln231_67_fu_9216_p2 sum1_35_fu_9278_p2 mul_16s_16ns_32_1_1_U252 add_ln231_34_fu_9409_p2 add_ln231_71_fu_9415_p2 sum1_37_fu_9477_p2 mul_16s_16ns_32_1_1_U253 add_ln231_36_fu_9613_p2 add_ln231_75_fu_9619_p2 sum1_39_fu_9681_p2 mul_16s_16ns_32_1_1_U254 add_ln231_38_fu_9817_p2 add_ln231_79_fu_9823_p2 sum1_41_fu_9883_p2 mul_16s_16ns_32_1_1_U255 add_ln231_40_fu_10013_p2 add_ln231_83_fu_10019_p2 sum1_43_fu_10081_p2 mul_16s_16ns_32_1_1_U256 add_ln231_42_fu_10217_p2 add_ln231_87_fu_10223_p2 sum1_45_fu_10285_p2 mul_16s_16ns_32_1_1_U257 add_ln231_44_fu_10416_p2 add_ln231_91_fu_10422_p2 sum1_47_fu_10484_p2 mul_16s_16ns_32_1_1_U258 add_ln231_46_fu_10620_p2 add_ln231_95_fu_10626_p2 sum1_49_fu_10688_p2 mul_16s_16ns_32_1_1_U259 add_ln231_48_fu_10824_p2 add_ln231_99_fu_10830_p2 sum1_51_fu_10890_p2 mul_16s_16ns_32_1_1_U260 add_ln231_50_fu_11020_p2 add_ln231_103_fu_11026_p2 sum1_53_fu_11088_p2 mul_16s_16ns_32_1_1_U261 add_ln231_52_fu_11224_p2 add_ln231_107_fu_11230_p2 sum1_55_fu_11292_p2 mul_16s_16ns_32_1_1_U262 add_ln231_54_fu_11423_p2 add_ln231_111_fu_11429_p2 sum1_57_fu_11491_p2 mul_16s_16ns_32_1_1_U263 add_ln231_56_fu_11627_p2 add_ln231_115_fu_11633_p2 sum1_59_fu_11695_p2 mul_16s_16ns_32_1_1_U264 add_ln231_58_fu_11831_p2 add_ln231_119_fu_11837_p2 sum1_61_fu_11897_p2 mul_16s_16ns_32_1_1_U265 add_ln231_60_fu_12027_p2 add_ln231_123_fu_12033_p2 sum1_63_fu_12095_p2 mul_16s_16ns_32_1_1_U266 add_ln231_62_fu_12231_p2 add_ln231_127_fu_12237_p2 sum1_65_fu_12299_p2 mul_16s_16ns_32_1_1_U267 add_ln231_64_fu_12430_p2 add_ln231_131_fu_12436_p2 sum1_67_fu_12498_p2 mul_16s_16ns_32_1_1_U268 add_ln231_66_fu_12634_p2 add_ln231_135_fu_12640_p2 sum1_69_fu_12702_p2 mul_16s_16ns_32_1_1_U269 add_ln231_68_fu_12838_p2 add_ln231_139_fu_12844_p2 sum1_71_fu_12904_p2 mul_16s_16ns_32_1_1_U270 add_ln231_70_fu_13034_p2 add_ln231_143_fu_13040_p2 sum1_73_fu_13102_p2 mul_16s_16ns_32_1_1_U271 add_ln231_72_fu_13238_p2 add_ln231_147_fu_13244_p2 sum1_75_fu_13306_p2 mul_16s_16ns_32_1_1_U272 add_ln231_74_fu_13437_p2 add_ln231_151_fu_13443_p2 sum1_77_fu_13505_p2 mul_16s_16ns_32_1_1_U273 add_ln231_76_fu_13641_p2 add_ln231_155_fu_13647_p2 sum1_79_fu_13709_p2 mul_16s_16ns_32_1_1_U274 add_ln231_78_fu_13845_p2 add_ln231_159_fu_13851_p2 sum1_81_fu_13911_p2 mul_16s_16ns_32_1_1_U275 add_ln231_80_fu_14041_p2 add_ln231_161_fu_14047_p2 sum1_83_fu_14109_p2 mul_16s_16ns_32_1_1_U276 add_ln231_82_fu_14245_p2 add_ln231_163_fu_14251_p2 sum1_85_fu_14313_p2 mul_16s_16ns_32_1_1_U277 add_ln231_84_fu_14444_p2 add_ln231_165_fu_14450_p2 sum1_87_fu_14512_p2 mul_16s_16ns_32_1_1_U278 add_ln231_86_fu_14648_p2 add_ln231_167_fu_14654_p2 sum1_89_fu_14716_p2 mul_16s_16ns_32_1_1_U279 add_ln231_88_fu_14852_p2 add_ln231_169_fu_14858_p2 sum1_91_fu_14918_p2 mul_16s_16ns_32_1_1_U280 add_ln231_90_fu_15048_p2 add_ln231_171_fu_15054_p2 sum1_93_fu_15116_p2 mul_16s_16ns_32_1_1_U281 add_ln231_92_fu_15252_p2 add_ln231_173_fu_15258_p2 sum1_95_fu_15320_p2 mul_16s_16ns_32_1_1_U282 add_ln231_94_fu_15451_p2 add_ln231_175_fu_15457_p2 sum1_97_fu_15519_p2 mul_16s_16ns_32_1_1_U283 add_ln231_96_fu_15655_p2 add_ln231_177_fu_15661_p2 sum1_99_fu_15723_p2 mul_16s_16ns_32_1_1_U284 add_ln231_98_fu_15859_p2 add_ln231_179_fu_15865_p2 sum1_101_fu_15925_p2 mul_16s_16ns_32_1_1_U285 add_ln231_100_fu_16055_p2 add_ln231_181_fu_16061_p2 sum1_103_fu_16123_p2 mul_16s_16ns_32_1_1_U286 add_ln231_102_fu_16259_p2 add_ln231_183_fu_16265_p2 sum1_105_fu_16327_p2 mul_16s_16ns_32_1_1_U287 add_ln231_104_fu_16458_p2 add_ln231_185_fu_16464_p2 sum1_107_fu_16526_p2 mul_16s_16ns_32_1_1_U288 add_ln231_106_fu_16662_p2 add_ln231_187_fu_16668_p2 sum1_109_fu_16730_p2 mul_16s_16ns_32_1_1_U289 add_ln231_108_fu_16866_p2 add_ln231_189_fu_16872_p2 sum1_111_fu_16932_p2 mul_16s_16ns_32_1_1_U290 add_ln231_110_fu_17062_p2 add_ln231_191_fu_17068_p2 sum1_113_fu_17130_p2 mul_16s_16ns_32_1_1_U291 add_ln231_112_fu_17266_p2 add_ln231_193_fu_17272_p2 sum1_115_fu_17334_p2 mul_16s_16ns_32_1_1_U292 add_ln231_114_fu_17465_p2 add_ln231_195_fu_17471_p2 sum1_117_fu_17533_p2 mul_16s_16ns_32_1_1_U293 add_ln231_116_fu_17669_p2 add_ln231_197_fu_17675_p2 sum1_119_fu_17737_p2 mul_16s_16ns_32_1_1_U294 add_ln231_118_fu_17873_p2 add_ln231_199_fu_17879_p2 sum1_121_fu_17939_p2 mul_16s_16ns_32_1_1_U295 add_ln231_120_fu_18069_p2 add_ln231_201_fu_18075_p2 sum1_123_fu_18137_p2 mul_16s_16ns_32_1_1_U296 add_ln231_122_fu_18273_p2 add_ln231_203_fu_18279_p2 sum1_125_fu_18341_p2 mul_16s_16ns_32_1_1_U297 add_ln231_124_fu_18472_p2 add_ln231_205_fu_18478_p2 sum1_127_fu_18540_p2 mul_16s_16ns_32_1_1_U298 add_ln231_126_fu_18676_p2 add_ln231_207_fu_18682_p2 sum1_129_fu_18744_p2 mul_16s_16ns_32_1_1_U299 add_ln231_128_fu_18880_p2 add_ln231_209_fu_18886_p2 sum1_131_fu_18946_p2 mul_16s_16ns_32_1_1_U300 add_ln231_130_fu_19076_p2 add_ln231_211_fu_19082_p2 sum1_133_fu_19144_p2 mul_16s_16ns_32_1_1_U301 add_ln231_132_fu_19280_p2 add_ln231_213_fu_19286_p2 sum1_135_fu_19348_p2 mul_16s_16ns_32_1_1_U302 add_ln231_134_fu_19479_p2 add_ln231_215_fu_19485_p2 sum1_137_fu_19547_p2 mul_16s_16ns_32_1_1_U303 add_ln231_136_fu_19683_p2 add_ln231_217_fu_19689_p2 sum1_139_fu_19751_p2 mul_16s_16ns_32_1_1_U304 add_ln231_138_fu_19887_p2 add_ln231_219_fu_19893_p2 sum1_141_fu_19953_p2 mul_16s_16ns_32_1_1_U305 add_ln231_140_fu_20083_p2 add_ln231_221_fu_20089_p2 sum1_143_fu_20151_p2 mul_16s_16ns_32_1_1_U306 add_ln231_142_fu_20287_p2 add_ln231_223_fu_20293_p2 sum1_145_fu_20355_p2 mul_16s_16ns_32_1_1_U307 add_ln231_144_fu_20486_p2 add_ln231_225_fu_20492_p2 sum1_147_fu_20554_p2 mul_16s_16ns_32_1_1_U308 add_ln231_146_fu_20690_p2 add_ln231_227_fu_20696_p2 sum1_149_fu_20758_p2 mul_16s_16ns_32_1_1_U309 add_ln231_148_fu_20894_p2 add_ln231_229_fu_20900_p2 sum1_151_fu_20960_p2 mul_16s_16ns_32_1_1_U310 add_ln231_150_fu_21090_p2 add_ln231_231_fu_21096_p2 sum1_153_fu_21158_p2 mul_16s_16ns_32_1_1_U311 add_ln231_152_fu_21294_p2 add_ln231_233_fu_21300_p2 sum1_155_fu_21362_p2 mul_16s_16ns_32_1_1_U312 add_ln231_154_fu_21487_p2 add_ln231_235_fu_21493_p2 sum1_157_fu_21555_p2 mul_16s_16ns_32_1_1_U313 add_ln231_156_fu_21691_p2 add_ln231_237_fu_21697_p2 sum1_159_fu_21759_p2 mul_16s_16ns_32_1_1_U314 add_ln231_158_fu_21894_p2 add_ln231_239_fu_21900_p2 sum1_161_fu_21962_p2 add_ln235_fu_22099_p2 acc1_sum_fu_22113_p2 mul_23ns_16s_39_1_1_U315 add_ln242_fu_22377_p2 add_ln242_64_fu_22383_p2 add_ln242_1_fu_22451_p2 mul_23ns_16s_39_1_1_U316 add_ln242_2_fu_22587_p2 add_ln242_65_fu_22593_p2 add_ln242_3_fu_22661_p2 mul_23ns_16s_39_1_1_U317 add_ln242_4_fu_22797_p2 add_ln242_66_fu_22803_p2 add_ln242_5_fu_22871_p2 mul_23ns_16s_39_1_1_U318 add_ln242_6_fu_23007_p2 add_ln242_67_fu_23013_p2 add_ln242_7_fu_23081_p2 mul_23ns_16s_39_1_1_U319 add_ln242_8_fu_23217_p2 add_ln242_68_fu_23223_p2 add_ln242_9_fu_23291_p2 mul_23ns_16s_39_1_1_U320 add_ln242_10_fu_23427_p2 add_ln242_69_fu_23433_p2 add_ln242_11_fu_23501_p2 mul_23ns_16s_39_1_1_U321 add_ln242_12_fu_23647_p2 add_ln242_70_fu_23653_p2 add_ln242_13_fu_23727_p2 mul_23ns_16s_39_1_1_U322 add_ln242_14_fu_23873_p2 add_ln242_71_fu_23879_p2 add_ln242_15_fu_23953_p2 mul_23ns_16s_39_1_1_U323 add_ln242_16_fu_24099_p2 add_ln242_72_fu_24105_p2 add_ln242_17_fu_24179_p2 mul_23ns_16s_39_1_1_U324 add_ln242_18_fu_24325_p2 add_ln242_73_fu_24331_p2 add_ln242_19_fu_24405_p2 mul_23ns_16s_39_1_1_U325 add_ln242_20_fu_24551_p2 add_ln242_74_fu_24557_p2 add_ln242_21_fu_24631_p2 mul_23ns_16s_39_1_1_U326 add_ln242_22_fu_24777_p2 add_ln242_75_fu_24783_p2 add_ln242_23_fu_24857_p2 mul_23ns_16s_39_1_1_U327 add_ln242_24_fu_25003_p2 add_ln242_76_fu_25009_p2 add_ln242_25_fu_25083_p2 mul_23ns_16s_39_1_1_U328 add_ln242_26_fu_25229_p2 add_ln242_77_fu_25235_p2 add_ln242_27_fu_25309_p2 mul_23ns_16s_39_1_1_U329 add_ln242_28_fu_25455_p2 add_ln242_78_fu_25461_p2 add_ln242_29_fu_25535_p2 mul_23ns_16s_39_1_1_U330 add_ln242_30_fu_25681_p2 add_ln242_79_fu_25687_p2 add_ln242_31_fu_25761_p2 mul_23ns_16s_39_1_1_U331 add_ln242_32_fu_25907_p2 add_ln242_80_fu_25913_p2 add_ln242_33_fu_25987_p2 mul_23ns_16s_39_1_1_U332 add_ln242_34_fu_26133_p2 add_ln242_81_fu_26139_p2 add_ln242_35_fu_26213_p2 mul_23ns_16s_39_1_1_U333 add_ln242_36_fu_26359_p2 add_ln242_82_fu_26365_p2 add_ln242_37_fu_26439_p2 mul_23ns_16s_39_1_1_U334 add_ln242_38_fu_26585_p2 add_ln242_83_fu_26591_p2 add_ln242_39_fu_26665_p2 mul_23ns_16s_39_1_1_U335 add_ln242_40_fu_26811_p2 add_ln242_84_fu_26817_p2 add_ln242_41_fu_26891_p2 mul_23ns_16s_39_1_1_U336 add_ln242_42_fu_27037_p2 add_ln242_85_fu_27043_p2 add_ln242_43_fu_27117_p2 mul_23ns_16s_39_1_1_U337 add_ln242_44_fu_27263_p2 add_ln242_86_fu_27269_p2 add_ln242_45_fu_27343_p2 mul_23ns_16s_39_1_1_U338 add_ln242_46_fu_27489_p2 add_ln242_87_fu_27495_p2 add_ln242_47_fu_27569_p2 mul_23ns_16s_39_1_1_U339 add_ln242_48_fu_27715_p2 add_ln242_88_fu_27721_p2 add_ln242_49_fu_27795_p2 mul_23ns_16s_39_1_1_U340 add_ln242_50_fu_27941_p2 add_ln242_89_fu_27947_p2 add_ln242_51_fu_28021_p2 mul_23ns_16s_39_1_1_U341 add_ln242_52_fu_28167_p2 add_ln242_90_fu_28173_p2 add_ln242_53_fu_28247_p2 mul_23ns_16s_39_1_1_U342 add_ln242_54_fu_28393_p2 add_ln242_91_fu_28399_p2 add_ln242_55_fu_28473_p2 mul_23ns_16s_39_1_1_U343 add_ln242_56_fu_28619_p2 add_ln242_92_fu_28625_p2 add_ln242_57_fu_28699_p2 mul_23ns_16s_39_1_1_U344 add_ln242_58_fu_28845_p2 add_ln242_93_fu_28851_p2 add_ln242_59_fu_28925_p2 mul_23ns_16s_39_1_1_U345 add_ln242_60_fu_29071_p2 add_ln242_94_fu_29077_p2 add_ln242_61_fu_29151_p2 mul_23ns_16s_39_1_1_U346 add_ln242_62_fu_29297_p2 add_ln242_95_fu_29303_p2 add_ln242_63_fu_29377_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2005</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Push_conv2pix_out</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2005</ID>
                                            <BindInstances>add_ln253_fu_381_p2 add_ln253_1_fu_501_p2 add_ln253_2_fu_610_p2 add_ln253_3_fu_718_p2 add_ln253_4_fu_826_p2 add_ln253_5_fu_934_p2 add_ln253_6_fu_1042_p2 add_ln253_7_fu_1150_p2 add_ln249_fu_305_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>acc2_U acc2_1_U acc2_2_U acc2_3_U acc2_4_U acc2_5_U acc2_6_U acc2_7_U outpix_U add_ln616_fu_2018_p2 am_addmul_8ns_3ns_9ns_18_4_1_U657 add_ln200_1_fu_2058_p2 am_addmul_8ns_3ns_9ns_18_4_1_U657 add_ln200_2_fu_2469_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>p_channel_U tw_eff_loc_i_c_U h0_c_U s_win_i_U tw_eff_loc_i_tmp_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv3_stream5_U0</InstName>
                            <ModuleName>conv3_stream5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1018</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_conv3_stream5_Pipeline_Conv3_ky_fu_3917</InstName>
                                    <ModuleName>conv3_stream5_Pipeline_Conv3_ky</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3917</ID>
                                    <BindInstances>add_ln361_fu_10933_p2 add_ln385_1_fu_8323_p2 add_ln385_5_fu_10941_p2 add_ln385_9_fu_10990_p2 mul_16ns_16s_32_1_1_U1206 ps_1_fu_11125_p2 mul_16ns_16s_32_1_1_U1207 add_ln385_fu_12612_p2 add_ln385_3_fu_12618_p2 ps_3_fu_12680_p2 mul_16ns_16s_32_1_1_U1208 add_ln385_2_fu_12816_p2 add_ln385_7_fu_12822_p2 ps_5_fu_12884_p2 mul_16ns_16s_32_1_1_U1209 add_ln385_4_fu_17617_p2 add_ln385_11_fu_17623_p2 ps_7_fu_17685_p2 mul_16ns_16s_32_1_1_U1210 add_ln385_6_fu_17821_p2 add_ln385_14_fu_17827_p2 ps_9_fu_17889_p2 mul_16ns_16s_32_1_1_U1211 add_ln385_8_fu_26223_p2 add_ln385_18_fu_26229_p2 ps_11_fu_26291_p2 mul_16ns_16s_32_1_1_U1212 add_ln385_10_fu_26427_p2 add_ln385_22_fu_26433_p2 ps_13_fu_26495_p2 mul_16ns_16s_32_1_1_U1213 add_ln385_12_fu_35698_p2 add_ln385_26_fu_35704_p2 ps_15_fu_35766_p2 add_ln388_fu_42591_p2 acc_1_fu_42605_p2 mul_16ns_16s_32_1_1_U1214 ps_18_fu_11385_p2 mul_16ns_16s_32_1_1_U1215 add_ln385_15_fu_13117_p2 add_ln385_31_fu_13123_p2 ps_20_fu_13185_p2 mul_16ns_16s_32_1_1_U1216 add_ln385_17_fu_13321_p2 add_ln385_35_fu_13327_p2 ps_22_fu_13389_p2 mul_16ns_16s_32_1_1_U1217 add_ln385_19_fu_18024_p2 add_ln385_39_fu_18030_p2 ps_24_fu_18092_p2 mul_16ns_16s_32_1_1_U1218 add_ln385_21_fu_18228_p2 add_ln385_43_fu_18234_p2 ps_26_fu_18296_p2 mul_16ns_16s_32_1_1_U1219 add_ln385_23_fu_26630_p2 add_ln385_46_fu_26636_p2 ps_28_fu_26698_p2 mul_16ns_16s_32_1_1_U1220 add_ln385_25_fu_26834_p2 add_ln385_50_fu_26840_p2 ps_30_fu_26902_p2 mul_16ns_16s_32_1_1_U1221 add_ln385_27_fu_35901_p2 add_ln385_54_fu_35907_p2 ps_32_fu_35969_p2 add_ln388_2_fu_42659_p2 acc_3_fu_42673_p2 mul_16ns_16s_32_1_1_U1246 ps_35_fu_13592_p2 mul_16ns_16s_32_1_1_U1247 add_ln385_30_fu_18529_p2 add_ln385_59_fu_18535_p2 ps_37_fu_18597_p2 mul_16ns_16s_32_1_1_U1248 add_ln385_32_fu_18733_p2 add_ln385_63_fu_18739_p2 ps_39_fu_18801_p2 mul_16ns_16s_32_1_1_U1249 add_ln385_34_fu_27037_p2 add_ln385_67_fu_27043_p2 ps_41_fu_27105_p2 mul_16ns_16s_32_1_1_U1250 add_ln385_36_fu_27241_p2 add_ln385_71_fu_27247_p2 ps_43_fu_27309_p2 mul_16ns_16s_32_1_1_U1251 add_ln385_38_fu_36104_p2 add_ln385_74_fu_36110_p2 ps_45_fu_36172_p2 mul_16ns_16s_32_1_1_U1252 add_ln385_40_fu_36308_p2 add_ln385_78_fu_36314_p2 ps_47_fu_36376_p2 mul_16ns_16s_32_1_1_U1253 add_ln385_42_fu_42737_p2 add_ln385_82_fu_42743_p2 ps_49_fu_42805_p2 add_ln388_4_fu_42931_p2 acc_5_fu_42945_p2 mul_16ns_16s_32_1_1_U1254 ps_52_fu_13852_p2 mul_16ns_16s_32_1_1_U1255 add_ln385_45_fu_19034_p2 add_ln385_88_fu_19040_p2 ps_54_fu_19102_p2 mul_16ns_16s_32_1_1_U1256 add_ln385_47_fu_19238_p2 add_ln385_91_fu_19244_p2 ps_56_fu_19306_p2 mul_16ns_16s_32_1_1_U1257 add_ln385_49_fu_27444_p2 add_ln385_95_fu_27450_p2 ps_58_fu_27512_p2 mul_16ns_16s_32_1_1_U1258 add_ln385_51_fu_27648_p2 add_ln385_99_fu_27654_p2 ps_60_fu_27716_p2 mul_16ns_16s_32_1_1_U1259 add_ln385_53_fu_36511_p2 add_ln385_103_fu_36517_p2 ps_62_fu_36579_p2 mul_16ns_16s_32_1_1_U1260 add_ln385_55_fu_36715_p2 add_ln385_106_fu_36721_p2 ps_64_fu_36783_p2 mul_16ns_16s_32_1_1_U1261 add_ln385_57_fu_43010_p2 add_ln385_110_fu_43016_p2 ps_66_fu_43078_p2 add_ln388_6_fu_43204_p2 acc_7_fu_43218_p2 mul_16ns_16s_32_1_1_U1222 ps_69_fu_11645_p2 mul_16ns_16s_32_1_1_U1223 add_ln385_60_fu_14142_p2 add_ln385_116_fu_14148_p2 ps_71_fu_14210_p2 mul_16ns_16s_32_1_1_U1224 add_ln385_62_fu_14346_p2 add_ln385_119_fu_14352_p2 ps_73_fu_14414_p2 mul_16ns_16s_32_1_1_U1225 add_ln385_64_fu_19441_p2 add_ln385_123_fu_19447_p2 ps_75_fu_19509_p2 mul_16ns_16s_32_1_1_U1226 add_ln385_66_fu_19645_p2 add_ln385_127_fu_19651_p2 ps_77_fu_19713_p2 mul_16ns_16s_32_1_1_U1227 add_ln385_68_fu_27851_p2 add_ln385_131_fu_27857_p2 ps_79_fu_27919_p2 mul_16ns_16s_32_1_1_U1228 add_ln385_70_fu_28055_p2 add_ln385_134_fu_28061_p2 ps_81_fu_28123_p2 mul_16ns_16s_32_1_1_U1286 add_ln385_72_fu_36918_p2 add_ln385_138_fu_36924_p2 ps_83_fu_36986_p2 add_ln388_8_fu_43273_p2 acc_9_fu_43287_p2 mul_16ns_16s_32_1_1_U1229 ps_86_fu_11882_p2 mul_16ns_16s_32_1_1_U1230 add_ln385_75_fu_14647_p2 add_ln385_144_fu_14653_p2 ps_88_fu_14715_p2 mul_16ns_16s_32_1_1_U1231 add_ln385_77_fu_14851_p2 add_ln385_148_fu_14857_p2 ps_90_fu_14919_p2 mul_16ns_16s_32_1_1_U1232 add_ln385_79_fu_19870_p2 add_ln385_151_fu_19876_p2 ps_92_fu_19938_p2 mul_16ns_16s_32_1_1_U1233 add_ln385_81_fu_20074_p2 add_ln385_155_fu_20080_p2 ps_94_fu_20142_p2 mul_16ns_16s_32_1_1_U1234 add_ln385_83_fu_28258_p2 add_ln385_159_fu_28264_p2 ps_96_fu_28326_p2 mul_16ns_16s_32_1_1_U1287 add_ln385_85_fu_28462_p2 add_ln385_163_fu_28468_p2 ps_98_fu_28530_p2 mul_16ns_16s_32_1_1_U1288 add_ln385_87_fu_37121_p2 add_ln385_166_fu_37127_p2 ps_100_fu_37189_p2 add_ln388_10_fu_45878_p2 acc_11_fu_45892_p2 mul_16ns_16s_32_1_1_U1262 ps_103_fu_15122_p2 mul_16ns_16s_32_1_1_U1263 add_ln385_90_fu_20419_p2 add_ln385_172_fu_20425_p2 ps_105_fu_20487_p2 mul_16ns_16s_32_1_1_U1264 add_ln385_92_fu_20623_p2 add_ln385_176_fu_20629_p2 ps_107_fu_20691_p2 mul_16ns_16s_32_1_1_U1265 add_ln385_94_fu_28665_p2 add_ln385_179_fu_28671_p2 ps_109_fu_28733_p2 mul_16ns_16s_32_1_1_U1266 add_ln385_96_fu_28869_p2 add_ln385_183_fu_28875_p2 ps_111_fu_28937_p2 mul_16ns_16s_32_1_1_U1267 add_ln385_98_fu_37324_p2 add_ln385_187_fu_37330_p2 ps_113_fu_37392_p2 mul_16ns_16s_32_1_1_U1289 add_ln385_100_fu_37528_p2 add_ln385_191_fu_37534_p2 ps_115_fu_37596_p2 mul_16ns_16s_32_1_1_U1290 add_ln385_102_fu_43351_p2 add_ln385_194_fu_43357_p2 ps_117_fu_43419_p2 add_ln388_12_fu_45945_p2 acc_13_fu_45959_p2 mul_16ns_16s_32_1_1_U1268 ps_120_fu_15336_p2 mul_16ns_16s_32_1_1_U1269 add_ln385_105_fu_20968_p2 add_ln385_200_fu_20974_p2 ps_122_fu_21036_p2 mul_16ns_16s_32_1_1_U1270 add_ln385_107_fu_21172_p2 add_ln385_204_fu_21178_p2 ps_124_fu_21240_p2 mul_16ns_16s_32_1_1_U1271 add_ln385_109_fu_29072_p2 add_ln385_208_fu_29078_p2 ps_126_fu_29140_p2 mul_16ns_16s_32_1_1_U1272 add_ln385_111_fu_29276_p2 add_ln385_211_fu_29282_p2 ps_128_fu_29344_p2 mul_16ns_16s_32_1_1_U1273 add_ln385_113_fu_37731_p2 add_ln385_215_fu_37737_p2 ps_130_fu_37799_p2 mul_16ns_16s_32_1_1_U1291 add_ln385_115_fu_37935_p2 add_ln385_219_fu_37941_p2 ps_132_fu_38003_p2 mul_16ns_16s_32_1_1_U1292 add_ln385_117_fu_43554_p2 add_ln385_223_fu_43560_p2 ps_134_fu_43622_p2 add_ln388_14_fu_46013_p2 acc_15_fu_46027_p2 mul_16ns_16s_32_1_1_U1235 ps_137_fu_12096_p2 mul_16ns_16s_32_1_1_U1236 add_ln385_120_fu_15580_p2 add_ln385_228_fu_15586_p2 ps_139_fu_15648_p2 mul_16ns_16s_32_1_1_U1237 add_ln385_122_fu_15784_p2 add_ln385_232_fu_15790_p2 ps_141_fu_15852_p2 mul_16ns_16s_32_1_1_U1238 add_ln385_124_fu_21419_p2 add_ln385_236_fu_21425_p2 ps_143_fu_21487_p2 mul_16ns_16s_32_1_1_U1239 add_ln385_126_fu_21623_p2 add_ln385_239_fu_21629_p2 ps_145_fu_21691_p2 mul_16ns_16s_32_1_1_U1293 add_ln385_128_fu_29479_p2 add_ln385_243_fu_29485_p2 ps_147_fu_29547_p2 mul_16ns_16s_32_1_1_U1294 add_ln385_130_fu_29683_p2 add_ln385_247_fu_29689_p2 ps_149_fu_29751_p2 mul_16ns_16s_32_1_1_U1295 add_ln385_132_fu_38138_p2 add_ln385_251_fu_38144_p2 ps_151_fu_38206_p2 add_ln388_16_fu_46081_p2 acc_17_fu_46095_p2 mul_16ns_16s_32_1_1_U1240 ps_154_fu_12287_p2 mul_16ns_16s_32_1_1_U1241 add_ln385_135_fu_16085_p2 add_ln385_256_fu_16091_p2 ps_156_fu_16153_p2 mul_16ns_16s_32_1_1_U1242 add_ln385_137_fu_16289_p2 add_ln385_260_fu_16295_p2 ps_158_fu_16357_p2 mul_16ns_16s_32_1_1_U1243 add_ln385_139_fu_21892_p2 add_ln385_264_fu_21898_p2 ps_160_fu_21960_p2 mul_16ns_16s_32_1_1_U1244 add_ln385_141_fu_22096_p2 add_ln385_268_fu_22102_p2 ps_162_fu_22164_p2 mul_16ns_16s_32_1_1_U1296 add_ln385_143_fu_29886_p2 add_ln385_271_fu_29892_p2 ps_164_fu_29954_p2 mul_16ns_16s_32_1_1_U1297 add_ln385_145_fu_30090_p2 add_ln385_275_fu_30096_p2 ps_166_fu_30158_p2 mul_16ns_16s_32_1_1_U1326 add_ln385_147_fu_38341_p2 add_ln385_279_fu_38347_p2 ps_168_fu_38409_p2 add_ln388_18_fu_46149_p2 acc_19_fu_46163_p2 mul_16ns_16s_32_1_1_U1274 ps_171_fu_16560_p2 mul_16ns_16s_32_1_1_U1275 add_ln385_150_fu_22441_p2 add_ln385_284_fu_22447_p2 ps_173_fu_22509_p2 mul_16ns_16s_32_1_1_U1276 add_ln385_152_fu_22645_p2 add_ln385_288_fu_22651_p2 ps_175_fu_22713_p2 mul_16ns_16s_32_1_1_U1277 add_ln385_154_fu_30315_p2 add_ln385_292_fu_30321_p2 ps_177_fu_30383_p2 mul_16ns_16s_32_1_1_U1298 add_ln385_156_fu_30519_p2 add_ln385_296_fu_30525_p2 ps_179_fu_30587_p2 mul_16ns_16s_32_1_1_U1299 add_ln385_158_fu_38544_p2 add_ln385_299_fu_38550_p2 ps_181_fu_38612_p2 mul_16ns_16s_32_1_1_U1327 add_ln385_160_fu_38748_p2 add_ln385_301_fu_38754_p2 ps_183_fu_38816_p2 mul_16ns_16s_32_1_1_U1328 add_ln385_162_fu_43757_p2 add_ln385_303_fu_43763_p2 ps_185_fu_43825_p2 add_ln388_20_fu_46216_p2 acc_21_fu_46230_p2 mul_16ns_16s_32_1_1_U1278 ps_188_fu_16728_p2 mul_16ns_16s_32_1_1_U1279 add_ln385_165_fu_22990_p2 add_ln385_306_fu_22996_p2 ps_190_fu_23058_p2 mul_16ns_16s_32_1_1_U1280 add_ln385_167_fu_23194_p2 add_ln385_308_fu_23200_p2 ps_192_fu_23262_p2 mul_16ns_16s_32_1_1_U1281 add_ln385_169_fu_30766_p2 add_ln385_310_fu_30772_p2 ps_194_fu_30834_p2 mul_16ns_16s_32_1_1_U1300 add_ln385_171_fu_30970_p2 add_ln385_312_fu_30976_p2 ps_196_fu_31038_p2 mul_16ns_16s_32_1_1_U1301 add_ln385_173_fu_38951_p2 add_ln385_314_fu_38957_p2 ps_198_fu_39019_p2 mul_16ns_16s_32_1_1_U1329 add_ln385_175_fu_39155_p2 add_ln385_316_fu_39161_p2 ps_200_fu_39223_p2 mul_16ns_16s_32_1_1_U1330 add_ln385_177_fu_43960_p2 add_ln385_318_fu_43966_p2 ps_202_fu_44028_p2 add_ln388_22_fu_46283_p2 acc_23_fu_46297_p2 mul_16ns_16s_32_1_1_U1245 ps_205_fu_12478_p2 mul_16ns_16s_32_1_1_U1282 add_ln385_180_fu_16941_p2 add_ln385_321_fu_16947_p2 ps_207_fu_17021_p2 mul_16ns_16s_32_1_1_U1283 add_ln385_182_fu_17172_p2 add_ln385_323_fu_17178_p2 ps_209_fu_17252_p2 mul_16ns_16s_32_1_1_U1302 add_ln385_184_fu_23549_p2 add_ln385_325_fu_23555_p2 ps_211_fu_23629_p2 mul_16ns_16s_32_1_1_U1303 add_ln385_186_fu_23779_p2 add_ln385_327_fu_23785_p2 ps_213_fu_23859_p2 mul_16ns_16s_32_1_1_U1304 add_ln385_188_fu_31311_p2 add_ln385_329_fu_31317_p2 ps_215_fu_31379_p2 mul_16ns_16s_32_1_1_U1331 add_ln385_190_fu_31529_p2 add_ln385_331_fu_31535_p2 ps_217_fu_31609_p2 mul_16ns_16s_32_1_1_U1332 add_ln385_192_fu_39358_p2 add_ln385_333_fu_39364_p2 ps_219_fu_39426_p2 add_ln388_24_fu_46351_p2 acc_25_fu_46365_p2 mul_16ns_16s_32_1_1_U1284 ps_222_fu_17351_p2 mul_16ns_16s_32_1_1_U1285 add_ln385_195_fu_17506_p2 add_ln385_336_fu_17512_p2 ps_224_fu_17586_p2 mul_16ns_16s_32_1_1_U1305 add_ln385_197_fu_24020_p2 add_ln385_338_fu_24026_p2 ps_226_fu_24100_p2 mul_16ns_16s_32_1_1_U1306 add_ln385_199_fu_24250_p2 add_ln385_340_fu_24256_p2 ps_228_fu_24330_p2 mul_16ns_16s_32_1_1_U1307 add_ln385_201_fu_31860_p2 add_ln385_342_fu_31866_p2 ps_230_fu_31928_p2 mul_16ns_16s_32_1_1_U1333 add_ln385_203_fu_32078_p2 add_ln385_344_fu_32084_p2 ps_232_fu_32158_p2 mul_16ns_16s_32_1_1_U1334 add_ln385_205_fu_39561_p2 add_ln385_346_fu_39567_p2 ps_234_fu_39629_p2 mul_16ns_16s_32_1_1_U1335 add_ln385_207_fu_39765_p2 add_ln385_348_fu_39771_p2 ps_236_fu_39833_p2 add_ln388_26_fu_46419_p2 acc_27_fu_46433_p2 mul_16ns_16s_32_1_1_U1308 ps_239_fu_24451_p2 mul_16ns_16s_32_1_1_U1309 add_ln385_210_fu_24606_p2 add_ln385_351_fu_24612_p2 ps_241_fu_24686_p2 mul_16ns_16s_32_1_1_U1310 add_ln385_212_fu_32431_p2 add_ln385_353_fu_32437_p2 ps_243_fu_32499_p2 mul_16ns_16s_32_1_1_U1311 add_ln385_214_fu_32635_p2 add_ln385_355_fu_32641_p2 ps_245_fu_32703_p2 mul_16ns_16s_32_1_1_U1312 add_ln385_216_fu_39968_p2 add_ln385_357_fu_39974_p2 ps_247_fu_40036_p2 mul_16ns_16s_32_1_1_U1336 add_ln385_218_fu_40172_p2 add_ln385_359_fu_40178_p2 ps_249_fu_40240_p2 mul_16ns_16s_32_1_1_U1337 add_ln385_220_fu_44163_p2 add_ln385_361_fu_44169_p2 ps_251_fu_44231_p2 mul_16ns_16s_32_1_1_U1338 add_ln385_222_fu_44367_p2 add_ln385_363_fu_44373_p2 ps_253_fu_44435_p2 add_ln388_28_fu_46487_p2 acc_29_fu_46501_p2 mul_16ns_16s_32_1_1_U1313 ps_256_fu_24851_p2 mul_16ns_16s_32_1_1_U1314 add_ln385_225_fu_25006_p2 add_ln385_366_fu_25012_p2 ps_258_fu_25086_p2 mul_16ns_16s_32_1_1_U1315 add_ln385_227_fu_32998_p2 add_ln385_368_fu_33004_p2 ps_260_fu_33066_p2 mul_16ns_16s_32_1_1_U1316 add_ln385_229_fu_33202_p2 add_ln385_370_fu_33208_p2 ps_262_fu_33270_p2 mul_16ns_16s_32_1_1_U1339 add_ln385_231_fu_40375_p2 add_ln385_372_fu_40381_p2 ps_264_fu_40443_p2 mul_16ns_16s_32_1_1_U1340 add_ln385_233_fu_40579_p2 add_ln385_374_fu_40585_p2 ps_266_fu_40647_p2 mul_16ns_16s_32_1_1_U1341 add_ln385_235_fu_44570_p2 add_ln385_376_fu_44576_p2 ps_268_fu_44638_p2 mul_16ns_16s_32_1_1_U1342 add_ln385_237_fu_44774_p2 add_ln385_378_fu_44780_p2 ps_270_fu_44842_p2 add_ln388_30_fu_46752_p2 acc_31_fu_46766_p2 mul_16ns_16s_32_1_1_U1317 ps_273_fu_25228_p2 mul_16ns_16s_32_1_1_U1318 add_ln385_240_fu_25382_p2 add_ln385_381_fu_25388_p2 ps_275_fu_25462_p2 mul_16ns_16s_32_1_1_U1319 add_ln385_242_fu_33587_p2 add_ln385_383_fu_33593_p2 ps_277_fu_33655_p2 mul_16ns_16s_32_1_1_U1320 add_ln385_244_fu_33791_p2 add_ln385_385_fu_33797_p2 ps_279_fu_33859_p2 mul_16ns_16s_32_1_1_U1343 add_ln385_246_fu_40782_p2 add_ln385_387_fu_40788_p2 ps_281_fu_40850_p2 mul_16ns_16s_32_1_1_U1344 add_ln385_248_fu_40986_p2 add_ln385_389_fu_40992_p2 ps_283_fu_41054_p2 mul_16ns_16s_32_1_1_U1345 add_ln385_250_fu_44977_p2 add_ln385_391_fu_44983_p2 ps_285_fu_45045_p2 mul_16ns_16s_32_1_1_U1346 add_ln385_252_fu_46565_p2 add_ln385_393_fu_46571_p2 ps_287_fu_46633_p2 add_ln388_32_fu_46913_p2 acc_33_fu_46927_p2 mul_16ns_16s_32_1_1_U1321 ps_290_fu_25604_p2 mul_16ns_16s_32_1_1_U1322 add_ln385_255_fu_25758_p2 add_ln385_396_fu_25764_p2 ps_292_fu_25838_p2 mul_16ns_16s_32_1_1_U1323 add_ln385_257_fu_34176_p2 add_ln385_398_fu_34182_p2 ps_294_fu_34244_p2 mul_16ns_16s_32_1_1_U1347 add_ln385_259_fu_34394_p2 add_ln385_400_fu_34400_p2 ps_296_fu_34474_p2 mul_16ns_16s_32_1_1_U1348 add_ln385_261_fu_41189_p2 add_ln385_402_fu_41195_p2 ps_298_fu_41257_p2 mul_16ns_16s_32_1_1_U1349 add_ln385_263_fu_41393_p2 add_ln385_404_fu_41399_p2 ps_300_fu_41461_p2 mul_16ns_16s_32_1_1_U1350 add_ln385_265_fu_45180_p2 add_ln385_406_fu_45186_p2 ps_302_fu_45248_p2 mul_16ns_16s_32_1_1_U1351 add_ln385_267_fu_46992_p2 add_ln385_408_fu_46998_p2 ps_304_fu_47060_p2 add_ln388_34_fu_47186_p2 acc_35_fu_47200_p2 mul_16ns_16s_32_1_1_U1324 ps_307_fu_25958_p2 mul_16ns_16s_32_1_1_U1325 add_ln385_270_fu_26112_p2 add_ln385_411_fu_26118_p2 ps_309_fu_26192_p2 mul_16ns_16s_32_1_1_U1352 add_ln385_272_fu_34805_p2 add_ln385_413_fu_34811_p2 ps_311_fu_34885_p2 mul_16ns_16s_32_1_1_U1353 add_ln385_274_fu_35035_p2 add_ln385_415_fu_35041_p2 ps_313_fu_35115_p2 mul_16ns_16s_32_1_1_U1354 add_ln385_276_fu_41690_p2 add_ln385_417_fu_41696_p2 ps_315_fu_41758_p2 mul_16ns_16s_32_1_1_U1355 add_ln385_278_fu_41894_p2 add_ln385_419_fu_41900_p2 ps_317_fu_41962_p2 mul_16ns_16s_32_1_1_U1356 add_ln385_280_fu_45383_p2 add_ln385_421_fu_45389_p2 ps_319_fu_45451_p2 mul_16ns_16s_32_1_1_U1357 add_ln385_282_fu_47359_p2 add_ln385_423_fu_47365_p2 ps_321_fu_47427_p2 add_ln388_36_fu_47553_p2 acc_37_fu_47567_p2 mul_16ns_16s_32_1_1_U1358 ps_324_fu_35301_p2 mul_16ns_16s_32_1_1_U1359 add_ln385_285_fu_35455_p2 add_ln385_426_fu_35461_p2 ps_326_fu_35535_p2 mul_16ns_16s_32_1_1_U1360 add_ln385_287_fu_42191_p2 add_ln385_428_fu_42197_p2 ps_328_fu_42259_p2 mul_16ns_16s_32_1_1_U1361 add_ln385_289_fu_42395_p2 add_ln385_430_fu_42401_p2 ps_330_fu_42463_p2 mul_16ns_16s_32_1_1_U1362 add_ln385_291_fu_45482_p2 add_ln385_432_fu_45488_p2 ps_332_fu_45550_p2 mul_16ns_16s_32_1_1_U1363 add_ln385_293_fu_45686_p2 add_ln385_434_fu_45692_p2 ps_334_fu_45754_p2 mul_16ns_16s_32_1_1_U1364 add_ln385_295_fu_46664_p2 add_ln385_436_fu_46670_p2 ps_336_fu_46732_p2 mul_16ns_16s_32_1_1_U1365 add_ln385_297_fu_47726_p2 add_ln385_438_fu_47732_p2 ps_338_fu_47794_p2 add_ln388_38_fu_47920_p2 acc_39_fu_47934_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>lb2_U lb2_1_U lb2_2_U lb2_3_U add_ln616_fu_4934_p2 C2H_fu_4974_p2 C2W_fu_4984_p2 mul_9ns_9ns_18_1_1_U2210 add_ln316_fu_6390_p2 add_ln392_fu_7870_p2 x_7_fu_7927_p2 y_5_fu_7937_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc16_U0</InstName>
                            <ModuleName>entry_proc16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1110</ID>
                        </Instance>
                        <Instance>
                            <InstName>store_stream6_U0</InstName>
                            <ModuleName>store_stream6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1117</ID>
                            <BindInstances>add_ln616_fu_216_p2 add_ln419_fu_285_p2 empty_fu_291_p2 empty_83_fu_320_p2 tmp_fu_330_p2 empty_84_fu_339_p2 add_ln421_fu_369_p2 sub_ln422_fu_383_p2 sub_ln422_1_fu_433_p2 add_ln422_fu_443_p2 sub_ln422_4_fu_469_p2 add_ln422_1_fu_517_p2 add_ln422_2_fu_561_p2 sub_ln422_2_fu_577_p2 add_ln422_3_fu_605_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>output_ftmap_c_U h0_c5_U h0_c4_U h0_c_U w0_c_U tw_eff_loc_i_c2_U tw_eff_loc_i_c1_U tw_eff_loc_i_c_U s_out_U s_f2_i_U s_pix_U tw_eff_loc_i_c3_channel_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln551_1_fu_1813_p2 add_ln551_fu_1825_p2 add_ln553_fu_1839_p2 sub_ln553_fu_2006_p2 sub_ln553_1_fu_1925_p2 add_ln553_1_fu_2019_p2 sub_ln553_2_fu_2024_p2 add_ln553_2_fu_2122_p2 add_ln553_3_fu_2156_p2 sub_ln553_3_fu_2167_p2 add_ln553_4_fu_2231_p2 add_ln553_5_fu_1973_p2 add_ln553_6_fu_2309_p2 add_ln553_7_fu_2318_p2 add_ln553_8_fu_2383_p2 add_ln566_fu_3077_p2 add_ln568_fu_3087_p2 sub_ln568_fu_3286_p2 sub_ln568_1_fu_3174_p2 add_ln568_1_fu_3299_p2 sub_ln568_2_fu_3304_p2 add_ln568_2_fu_3402_p2 add_ln568_3_fu_3436_p2 sub_ln568_3_fu_3447_p2 add_ln568_4_fu_3511_p2 add_ln568_5_fu_3222_p2 add_ln568_6_fu_3589_p2 add_ln568_7_fu_3598_p2 add_ln568_8_fu_3663_p2 sub_ln583_fu_4287_p2 sub_ln583_1_fu_4206_p2 add_ln583_fu_4300_p2 sub_ln583_2_fu_4305_p2 add_ln583_1_fu_4403_p2 add_ln583_2_fu_4437_p2 sub_ln583_3_fu_4448_p2 add_ln583_3_fu_4512_p2 add_ln583_4_fu_4254_p2 add_ln583_5_fu_4590_p2 add_ln583_6_fu_4599_p2 add_ln583_7_fu_4664_p2 h0_4_fu_4983_p2 add_ln619_fu_5000_p2 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>srcnn_Pipeline_CopyW1_ky_CopyW1_kx</Name>
            <Loops>
                <CopyW1_ky_CopyW1_kx/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>94</Best-caseLatency>
                    <Average-caseLatency>94</Average-caseLatency>
                    <Worst-caseLatency>94</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>94</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW1_ky_CopyW1_kx>
                        <Name>CopyW1_ky_CopyW1_kx</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>92</Latency>
                        <AbsoluteTimeLatency>0.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW1_ky_CopyW1_kx>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>979</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2245</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln555_1_fu_1396_p2" SOURCE="src/srcnn.cpp:555" URAM="0" VARIABLE="add_ln555_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln555_3_fu_1408_p2" SOURCE="src/srcnn.cpp:555" URAM="0" VARIABLE="add_ln555_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln555_fu_1417_p2" SOURCE="src/srcnn.cpp:555" URAM="0" VARIABLE="add_ln555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln555_2_fu_1449_p2" SOURCE="src/srcnn.cpp:555" URAM="0" VARIABLE="add_ln555_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_9_fu_1485_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln560_fu_1657_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="sub_ln560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln560_1_fu_1576_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="sub_ln560_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_1_fu_1670_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln560_2_fu_1675_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="sub_ln560_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_2_fu_1773_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_3_fu_1807_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln560_3_fu_1818_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="sub_ln560_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_4_fu_1882_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_6_fu_1624_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_7_fu_1960_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_8_fu_1969_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln560_10_fu_2034_p2" SOURCE="src/srcnn.cpp:560" URAM="0" VARIABLE="add_ln560_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln558_fu_1511_p2" SOURCE="src/srcnn.cpp:558" URAM="0" VARIABLE="add_ln558"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_CopyW2_inft</Name>
            <Loops>
                <CopyW2_inft/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77</Best-caseLatency>
                    <Average-caseLatency>77</Average-caseLatency>
                    <Worst-caseLatency>77</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>77</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW2_inft>
                        <Name>CopyW2_inft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>75</Latency>
                        <AbsoluteTimeLatency>0.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW2_inft>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>418</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2026</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_fu_349_p2" SOURCE="src/srcnn.cpp:570" URAM="0" VARIABLE="add_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_9_fu_579_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_5_fu_359_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_fu_369_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln576_fu_440_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="sub_ln576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln576_1_fu_452_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="sub_ln576_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_1_fu_468_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln576_2_fu_474_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="sub_ln576_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_2_fu_662_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_3_fu_530_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln576_3_fu_695_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="sub_ln576_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_4_fu_758_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_6_fu_554_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_7_fu_835_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_8_fu_844_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_10_fu_909_p2" SOURCE="src/srcnn.cpp:576" URAM="0" VARIABLE="add_ln576_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx</Name>
            <Loops>
                <CopyW3_inft_CopyW3_ky_CopyW3_kx/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>805</Best-caseLatency>
                    <Average-caseLatency>805</Average-caseLatency>
                    <Worst-caseLatency>805</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>805</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW3_inft_CopyW3_ky_CopyW3_kx>
                        <Name>CopyW3_inft_CopyW3_ky_CopyW3_kx</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>803</Latency>
                        <AbsoluteTimeLatency>8.030 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW3_inft_CopyW3_ky_CopyW3_kx>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>354</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2064</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln586_1_fu_998_p2" SOURCE="src/srcnn.cpp:586" URAM="0" VARIABLE="add_ln586_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln586_fu_1238_p2" SOURCE="src/srcnn.cpp:586" URAM="0" VARIABLE="add_ln586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln589_fu_1301_p2" SOURCE="src/srcnn.cpp:589" URAM="0" VARIABLE="add_ln589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1332_p2" SOURCE="src/srcnn.cpp:589" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln594_fu_1074_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="sub_ln594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln594_1_fu_1086_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="sub_ln594_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln594_fu_1102_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="add_ln594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln594_2_fu_1108_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="sub_ln594_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln594_1_fu_1448_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="add_ln594_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln594_2_fu_1164_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="add_ln594_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln594_3_fu_1481_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="sub_ln594_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln594_3_fu_1544_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="add_ln594_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln594_4_fu_1188_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="add_ln594_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln594_5_fu_1621_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="add_ln594_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln594_6_fu_1630_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="add_ln594_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln594_7_fu_1695_p2" SOURCE="src/srcnn.cpp:594" URAM="0" VARIABLE="add_ln594_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln592_fu_2028_p2" SOURCE="src/srcnn.cpp:592" URAM="0" VARIABLE="add_ln592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln589_1_fu_1210_p2" SOURCE="src/srcnn.cpp:589" URAM="0" VARIABLE="add_ln589_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.885</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.158</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln619_fu_24_p2" SOURCE="src/srcnn.cpp:619" URAM="0" VARIABLE="add_ln619"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_tile_to_stream3</Name>
            <Loops>
                <InputTileHread>
                    <InputTileWread/>
                </InputTileHread>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InputTileHread>
                        <Name>InputTileHread</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>3473</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 3473</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <InputTileWread>
                            <Name>InputTileWread</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>267</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 3471</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 34.710 us</AbsoluteTimeLatency>
                            <IterationLatency>13</IterationLatency>
                            <PipelineDepth>13</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </InputTileWread>
                    </InputTileHread>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>321</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2277</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_269_p2" SOURCE="src/srcnn.cpp:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_313_p2" SOURCE="src/srcnn.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_319_p2" SOURCE="src/srcnn.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_329_p2" SOURCE="src/srcnn.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_343_p2" SOURCE="src/srcnn.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="py_2_fu_370_p2" SOURCE="src/srcnn.cpp:76" URAM="0" VARIABLE="py_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="iy_fu_380_p2" SOURCE="src/srcnn.cpp:77" URAM="0" VARIABLE="iy"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_385_p2" SOURCE="src/srcnn.cpp:77" URAM="0" VARIABLE="add_ln77_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_fu_448_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="sub_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="px_1_fu_467_p2" SOURCE="src/srcnn.cpp:82" URAM="0" VARIABLE="px_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="ix_fu_477_p2" SOURCE="src/srcnn.cpp:83" URAM="0" VARIABLE="ix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_2_fu_482_p2" SOURCE="src/srcnn.cpp:83" URAM="0" VARIABLE="add_ln83_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_533_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_542_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_1_fu_621_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="sub_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_2_fu_641_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="sub_ln86_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_2_fu_657_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_3_fu_663_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="sub_ln86_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_3_fu_709_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_4_fu_747_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_4_fu_759_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="sub_ln86_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_5_fu_1080_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_6_fu_801_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_7_fu_811_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_8_fu_869_p2" SOURCE="src/srcnn.cpp:86" URAM="0" VARIABLE="add_ln86_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>make_win97_Pipeline_win9x9_read_pix</Name>
            <Loops>
                <win9x9_read_pix/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>147</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>71292</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.713 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>147 ~ 71292</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <win9x9_read_pix>
                        <Name>win9x9_read_pix</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>144</min>
                                <max>71289</max>
                            </range>
                        </TripCount>
                        <Latency>145 ~ 71290</Latency>
                        <AbsoluteTimeLatency>1.450 us ~ 0.713 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </win9x9_read_pix>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1947</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1303</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_733_p2" SOURCE="src/srcnn.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="x_4_fu_917_p2" SOURCE="src/srcnn.cpp:172" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_928_p2" SOURCE="src/srcnn.cpp:174" URAM="0" VARIABLE="add_ln174"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>make_win97</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>149</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>71294</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.713 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>149 ~ 71294</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1987</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1484</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_U" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="lb1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_1_U" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="lb1_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_2_U" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="lb1_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_3_U" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="lb1_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_4_U" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="lb1_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_5_U" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="lb1_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_6_U" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="lb1_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_7_U" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="lb1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_145_p2" SOURCE="src/srcnn.cpp:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="PH_fu_181_p2" SOURCE="src/srcnn.cpp:97" URAM="0" VARIABLE="PH"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="PW_fu_190_p2" SOURCE="src/srcnn.cpp:98" URAM="0" VARIABLE="PW"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_17_1_1_U175" SOURCE="src/srcnn.cpp:117" URAM="0" VARIABLE="mul_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases</Name>
            <Loops>
                <Init_Conv2Out_biases/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.554</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Init_Conv2Out_biases>
                        <Name>Init_Conv2Out_biases</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Init_Conv2Out_biases>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1040</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Init_Conv2Out_biases" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_1018_p2" SOURCE="src/srcnn.cpp:212" URAM="0" VARIABLE="add_ln212"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Conv1_outftmaps</Name>
            <Loops>
                <Conv1_outftmaps/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.270</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290</Best-caseLatency>
                    <Average-caseLatency>290</Average-caseLatency>
                    <Worst-caseLatency>290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv1_outftmaps>
                        <Name>Conv1_outftmaps</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>288</Latency>
                        <AbsoluteTimeLatency>2.880 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>37</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Conv1_outftmaps>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>113</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>18010</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>32048</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>27</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_3979_p2" SOURCE="src/srcnn.cpp:219" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U234" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_1_fu_4319_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U235" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_5009_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_3_fu_5015_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_3_fu_5077_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U236" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_2_fu_5213_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_7_fu_5219_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_5_fu_5281_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U237" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_4_fu_5953_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_11_fu_5959_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_7_fu_6021_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U238" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_6_fu_6157_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_15_fu_6163_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_9_fu_6225_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U239" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_8_fu_6774_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_19_fu_6780_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_11_fu_6842_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U240" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_10_fu_6978_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_23_fu_6984_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_13_fu_7046_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U241" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_12_fu_7181_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_27_fu_7187_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_15_fu_7249_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U242" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_14_fu_7385_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_31_fu_7391_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_17_fu_7453_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U243" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_16_fu_7588_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_35_fu_7594_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_19_fu_7656_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U244" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_18_fu_7792_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_39_fu_7798_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_21_fu_7860_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U245" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_20_fu_7995_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_43_fu_8001_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_23_fu_8063_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U246" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_22_fu_8199_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_47_fu_8205_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_25_fu_8267_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U247" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_24_fu_8402_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_51_fu_8408_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_27_fu_8470_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U248" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_26_fu_8606_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_55_fu_8612_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_29_fu_8674_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U249" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_28_fu_8810_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_59_fu_8816_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_31_fu_8876_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U250" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_30_fu_9006_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_63_fu_9012_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_33_fu_9074_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U251" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_32_fu_9210_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_67_fu_9216_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_35_fu_9278_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U252" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_34_fu_9409_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_71_fu_9415_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_37_fu_9477_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U253" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_36_fu_9613_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_75_fu_9619_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_39_fu_9681_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U254" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_38_fu_9817_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_79_fu_9823_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_41_fu_9883_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U255" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_40_fu_10013_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_83_fu_10019_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_43_fu_10081_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U256" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_42_fu_10217_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_87_fu_10223_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_45_fu_10285_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U257" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_44_fu_10416_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_91_fu_10422_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_47_fu_10484_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U258" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_46_fu_10620_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_95_fu_10626_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_49_fu_10688_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U259" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_48_fu_10824_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_99_fu_10830_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_51_fu_10890_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U260" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_50_fu_11020_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_103_fu_11026_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_53_fu_11088_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U261" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_52_fu_11224_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_107_fu_11230_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_55_fu_11292_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U262" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_54_fu_11423_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_111_fu_11429_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_57_fu_11491_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U263" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_56_fu_11627_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_115_fu_11633_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_59_fu_11695_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U264" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_58_fu_11831_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_119_fu_11837_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_61_fu_11897_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U265" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_60_fu_12027_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_123_fu_12033_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_63_fu_12095_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U266" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_62_fu_12231_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_127_fu_12237_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_65_fu_12299_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U267" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_64_fu_12430_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_131_fu_12436_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_67_fu_12498_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U268" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_66_fu_12634_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_135_fu_12640_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_69_fu_12702_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U269" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_68_fu_12838_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_139_fu_12844_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_71_fu_12904_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U270" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_70_fu_13034_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_143_fu_13040_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_73_fu_13102_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U271" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_72_fu_13238_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_147_fu_13244_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_75_fu_13306_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U272" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_74_fu_13437_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_151_fu_13443_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_77_fu_13505_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U273" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_76_fu_13641_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_155_fu_13647_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_79_fu_13709_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U274" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_78_fu_13845_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_159_fu_13851_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_81_fu_13911_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U275" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_80_fu_14041_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_161_fu_14047_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_83_fu_14109_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U276" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_82_fu_14245_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_163_fu_14251_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_85_fu_14313_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U277" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_84_fu_14444_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_165_fu_14450_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_87_fu_14512_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U278" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_86_fu_14648_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_167_fu_14654_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_89_fu_14716_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U279" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_88_fu_14852_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_169_fu_14858_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_91_fu_14918_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U280" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_90_fu_15048_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_171_fu_15054_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_93_fu_15116_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U281" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_92_fu_15252_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_173_fu_15258_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_95_fu_15320_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U282" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_94_fu_15451_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_175_fu_15457_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_97_fu_15519_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U283" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_96_fu_15655_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_177_fu_15661_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_99_fu_15723_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U284" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_98_fu_15859_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_179_fu_15865_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_101_fu_15925_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U285" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_100_fu_16055_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_181_fu_16061_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_103_fu_16123_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U286" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_102_fu_16259_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_183_fu_16265_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_105_fu_16327_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U287" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_104_fu_16458_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_185_fu_16464_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_107_fu_16526_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U288" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_106_fu_16662_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_187_fu_16668_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_109_fu_16730_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U289" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_108_fu_16866_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_189_fu_16872_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_111_fu_16932_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U290" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_110_fu_17062_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_191_fu_17068_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_113_fu_17130_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U291" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_112_fu_17266_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_193_fu_17272_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_115_fu_17334_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U292" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_114_fu_17465_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_195_fu_17471_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_117_fu_17533_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U293" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_116_fu_17669_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_197_fu_17675_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_119_fu_17737_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U294" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_118_fu_17873_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_199_fu_17879_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_121_fu_17939_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U295" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_120_fu_18069_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_201_fu_18075_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_123_fu_18137_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U296" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_122_fu_18273_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_203_fu_18279_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_125_fu_18341_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U297" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_124_fu_18472_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_205_fu_18478_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_127_fu_18540_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U298" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_126_fu_18676_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_207_fu_18682_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_129_fu_18744_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U299" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_128_fu_18880_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_209_fu_18886_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_131_fu_18946_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U300" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_130_fu_19076_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_211_fu_19082_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_133_fu_19144_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U301" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_132_fu_19280_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_213_fu_19286_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_135_fu_19348_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U302" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_134_fu_19479_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_215_fu_19485_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_137_fu_19547_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U303" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_136_fu_19683_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_217_fu_19689_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_139_fu_19751_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U304" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_138_fu_19887_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_219_fu_19893_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_141_fu_19953_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U305" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_140_fu_20083_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_221_fu_20089_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_143_fu_20151_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U306" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_142_fu_20287_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_223_fu_20293_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_145_fu_20355_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U307" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_144_fu_20486_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_225_fu_20492_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_147_fu_20554_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U308" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_146_fu_20690_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_227_fu_20696_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_149_fu_20758_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U309" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_148_fu_20894_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_229_fu_20900_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_151_fu_20960_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U310" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_150_fu_21090_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_231_fu_21096_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_153_fu_21158_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U311" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_152_fu_21294_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_233_fu_21300_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_155_fu_21362_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U312" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_154_fu_21487_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_235_fu_21493_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_157_fu_21555_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U313" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_156_fu_21691_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_237_fu_21697_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_159_fu_21759_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U314" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="mul_ln231_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_158_fu_21894_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_239_fu_21900_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="add_ln231_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="sum1_161_fu_21962_p2" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="sum1_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_22099_p2" SOURCE="src/srcnn.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="acc1_sum_fu_22113_p2" SOURCE="src/srcnn.cpp:235" URAM="0" VARIABLE="acc1_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U315" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_22377_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_64_fu_22383_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_1_fu_22451_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U316" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_2_fu_22587_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_65_fu_22593_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_3_fu_22661_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U317" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_4_fu_22797_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_66_fu_22803_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_5_fu_22871_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U318" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_6_fu_23007_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_67_fu_23013_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_7_fu_23081_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U319" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_8_fu_23217_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_68_fu_23223_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_9_fu_23291_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U320" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_10_fu_23427_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_69_fu_23433_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_11_fu_23501_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U321" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_12_fu_23647_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_70_fu_23653_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_13_fu_23727_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U322" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_14_fu_23873_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_71_fu_23879_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_15_fu_23953_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U323" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_16_fu_24099_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_72_fu_24105_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_17_fu_24179_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U324" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_18_fu_24325_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_73_fu_24331_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_19_fu_24405_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U325" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_20_fu_24551_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_74_fu_24557_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_21_fu_24631_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U326" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_22_fu_24777_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_75_fu_24783_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_23_fu_24857_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U327" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_24_fu_25003_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_76_fu_25009_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_25_fu_25083_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U328" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_26_fu_25229_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_77_fu_25235_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_27_fu_25309_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U329" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_28_fu_25455_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_78_fu_25461_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_29_fu_25535_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U330" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_30_fu_25681_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_79_fu_25687_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_31_fu_25761_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U331" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_32_fu_25907_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_80_fu_25913_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_33_fu_25987_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U332" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_34_fu_26133_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_81_fu_26139_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_35_fu_26213_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U333" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_36_fu_26359_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_82_fu_26365_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_37_fu_26439_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U334" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_38_fu_26585_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_83_fu_26591_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_39_fu_26665_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U335" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_40_fu_26811_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_84_fu_26817_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_41_fu_26891_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U336" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_42_fu_27037_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_85_fu_27043_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_43_fu_27117_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U337" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_44_fu_27263_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_86_fu_27269_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_45_fu_27343_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U338" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_46_fu_27489_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_87_fu_27495_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_47_fu_27569_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U339" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_48_fu_27715_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_88_fu_27721_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_49_fu_27795_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U340" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_50_fu_27941_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_89_fu_27947_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_51_fu_28021_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U341" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_52_fu_28167_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_90_fu_28173_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_53_fu_28247_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U342" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_54_fu_28393_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_91_fu_28399_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_55_fu_28473_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U343" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_56_fu_28619_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_92_fu_28625_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_57_fu_28699_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U344" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_58_fu_28845_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_93_fu_28851_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_59_fu_28925_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U345" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_60_fu_29071_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_94_fu_29077_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_61_fu_29151_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_16s_39_1_1_U346" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="mul_ln242_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_62_fu_29297_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_95_fu_29303_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_63_fu_29377_p2" SOURCE="src/srcnn.cpp:242" URAM="0" VARIABLE="add_ln242_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Push_conv2pix_out</Name>
            <Loops>
                <Push_conv2pix_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.345</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Push_conv2pix_out>
                        <Name>Push_conv2pix_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Push_conv2pix_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>121</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1090</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_381_p2" SOURCE="src/srcnn.cpp:253" URAM="0" VARIABLE="add_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_1_fu_501_p2" SOURCE="src/srcnn.cpp:253" URAM="0" VARIABLE="add_ln253_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_2_fu_610_p2" SOURCE="src/srcnn.cpp:253" URAM="0" VARIABLE="add_ln253_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_3_fu_718_p2" SOURCE="src/srcnn.cpp:253" URAM="0" VARIABLE="add_ln253_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_4_fu_826_p2" SOURCE="src/srcnn.cpp:253" URAM="0" VARIABLE="add_ln253_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_5_fu_934_p2" SOURCE="src/srcnn.cpp:253" URAM="0" VARIABLE="add_ln253_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_6_fu_1042_p2" SOURCE="src/srcnn.cpp:253" URAM="0" VARIABLE="add_ln253_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_7_fu_1150_p2" SOURCE="src/srcnn.cpp:253" URAM="0" VARIABLE="add_ln253_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_305_p2" SOURCE="src/srcnn.cpp:249" URAM="0" VARIABLE="add_ln249"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8</Name>
            <Loops>
                <Conv12_oy_Conv12_ox/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.270</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5460</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>22874625</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.229 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5460 ~ 22874625</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv12_oy_Conv12_ox>
                        <Name>Conv12_oy_Conv12_ox</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>67081</max>
                            </range>
                        </TripCount>
                        <Latency>5456 ~ 22874621</Latency>
                        <AbsoluteTimeLatency>54.560 us ~ 0.229 sec</AbsoluteTimeLatency>
                        <IterationLatency>341</IterationLatency>
                        <PipelineDepth>341</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1554</Instance>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1598</Instance>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2005</Instance>
                        </InstanceList>
                    </Conv12_oy_Conv12_ox>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>114</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>21169</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>35591</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_U" SOURCE="src/srcnn.cpp:207" URAM="0" VARIABLE="acc2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_1_U" SOURCE="src/srcnn.cpp:207" URAM="0" VARIABLE="acc2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_2_U" SOURCE="src/srcnn.cpp:207" URAM="0" VARIABLE="acc2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_3_U" SOURCE="src/srcnn.cpp:207" URAM="0" VARIABLE="acc2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_4_U" SOURCE="src/srcnn.cpp:207" URAM="0" VARIABLE="acc2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_5_U" SOURCE="src/srcnn.cpp:207" URAM="0" VARIABLE="acc2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_6_U" SOURCE="src/srcnn.cpp:207" URAM="0" VARIABLE="acc2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_7_U" SOURCE="src/srcnn.cpp:207" URAM="0" VARIABLE="acc2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="outpix_U" SOURCE="src/srcnn.cpp:247" URAM="0" VARIABLE="outpix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_2018_p2" SOURCE="src/srcnn.cpp:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U657" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_1_fu_2058_p2" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="add_ln200_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U657" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv12_oy_Conv12_ox" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_2_fu_2469_p2" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="add_ln200_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_stream4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.270</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5462</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>22874627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.229 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>5461</min>
                            <max>22874626</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>5461 ~ 22874626</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>81</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>28</UTIL_BRAM>
                    <DSP>114</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>23738</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>37530</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>32</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE="" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c_U" SOURCE="" URAM="0" VARIABLE="h0_c"/>
                <BindNode BINDTYPE="storage" BRAM="73" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_win_i_U" SOURCE="" URAM="0" VARIABLE="s_win_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_tmp_channel_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_tmp_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_stream5_Pipeline_Conv3_ky</Name>
            <Loops>
                <Conv3_ky/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv3_ky>
                        <Name>Conv3_ky</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Conv3_ky>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>160</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>10715</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>43125</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_10933_p2" SOURCE="src/srcnn.cpp:361" URAM="0" VARIABLE="add_ln361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_1_fu_8323_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_5_fu_10941_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_9_fu_10990_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1206" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_1_fu_11125_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1207" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_fu_12612_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_3_fu_12618_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_3_fu_12680_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1208" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_2_fu_12816_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_7_fu_12822_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_5_fu_12884_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1209" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_4_fu_17617_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_11_fu_17623_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_7_fu_17685_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1210" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_6_fu_17821_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_14_fu_17827_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_9_fu_17889_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1211" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_8_fu_26223_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_18_fu_26229_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_11_fu_26291_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1212" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_10_fu_26427_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_22_fu_26433_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_13_fu_26495_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1213" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_12_fu_35698_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_26_fu_35704_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_15_fu_35766_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_42591_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_1_fu_42605_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1214" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_18_fu_11385_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1215" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_15_fu_13117_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_31_fu_13123_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_20_fu_13185_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1216" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_17_fu_13321_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_35_fu_13327_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_22_fu_13389_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1217" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_19_fu_18024_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_39_fu_18030_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_24_fu_18092_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1218" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_21_fu_18228_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_43_fu_18234_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_26_fu_18296_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1219" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_23_fu_26630_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_46_fu_26636_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_28_fu_26698_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1220" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_25_fu_26834_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_50_fu_26840_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_30_fu_26902_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1221" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_27_fu_35901_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_54_fu_35907_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_32_fu_35969_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_2_fu_42659_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_3_fu_42673_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1246" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_35_fu_13592_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1247" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_30_fu_18529_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_59_fu_18535_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_37_fu_18597_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1248" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_32_fu_18733_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_63_fu_18739_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_39_fu_18801_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1249" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_34_fu_27037_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_67_fu_27043_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_41_fu_27105_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1250" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_36_fu_27241_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_71_fu_27247_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_43_fu_27309_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1251" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_38_fu_36104_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_74_fu_36110_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_45_fu_36172_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1252" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_40_fu_36308_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_78_fu_36314_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_47_fu_36376_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1253" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_42_fu_42737_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_82_fu_42743_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_49_fu_42805_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_4_fu_42931_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_5_fu_42945_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1254" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_52_fu_13852_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1255" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_45_fu_19034_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_88_fu_19040_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_54_fu_19102_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1256" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_47_fu_19238_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_91_fu_19244_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_56_fu_19306_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1257" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_49_fu_27444_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_95_fu_27450_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_58_fu_27512_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1258" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_51_fu_27648_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_99_fu_27654_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_60_fu_27716_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1259" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_53_fu_36511_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_103_fu_36517_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_62_fu_36579_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1260" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_55_fu_36715_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_106_fu_36721_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_64_fu_36783_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1261" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_57_fu_43010_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_110_fu_43016_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_66_fu_43078_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_6_fu_43204_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_7_fu_43218_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1222" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_69_fu_11645_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1223" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_60_fu_14142_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_116_fu_14148_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_71_fu_14210_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1224" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_62_fu_14346_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_119_fu_14352_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_73_fu_14414_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1225" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_64_fu_19441_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_123_fu_19447_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_75_fu_19509_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1226" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_66_fu_19645_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_127_fu_19651_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_77_fu_19713_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1227" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_68_fu_27851_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_131_fu_27857_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_79_fu_27919_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1228" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_70_fu_28055_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_134_fu_28061_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_81_fu_28123_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1286" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_72_fu_36918_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_138_fu_36924_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_83_fu_36986_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_8_fu_43273_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_9_fu_43287_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1229" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_86_fu_11882_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1230" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_75_fu_14647_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_144_fu_14653_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_88_fu_14715_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1231" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_77_fu_14851_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_148_fu_14857_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_90_fu_14919_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1232" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_79_fu_19870_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_151_fu_19876_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_92_fu_19938_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1233" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_81_fu_20074_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_155_fu_20080_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_94_fu_20142_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1234" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_83_fu_28258_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_159_fu_28264_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_96_fu_28326_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1287" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_85_fu_28462_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_163_fu_28468_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_98_fu_28530_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1288" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_87_fu_37121_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_166_fu_37127_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_100_fu_37189_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_10_fu_45878_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_11_fu_45892_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1262" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_103_fu_15122_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1263" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_90_fu_20419_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_172_fu_20425_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_105_fu_20487_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1264" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_92_fu_20623_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_176_fu_20629_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_107_fu_20691_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1265" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_94_fu_28665_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_179_fu_28671_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_109_fu_28733_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1266" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_96_fu_28869_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_183_fu_28875_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_111_fu_28937_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1267" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_98_fu_37324_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_187_fu_37330_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_113_fu_37392_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1289" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_100_fu_37528_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_191_fu_37534_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_115_fu_37596_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1290" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_102_fu_43351_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_194_fu_43357_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_117_fu_43419_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_12_fu_45945_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_13_fu_45959_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1268" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_120_fu_15336_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1269" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_105_fu_20968_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_200_fu_20974_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_122_fu_21036_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1270" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_107_fu_21172_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_204_fu_21178_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_124_fu_21240_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1271" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_109_fu_29072_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_208_fu_29078_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_126_fu_29140_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1272" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_111_fu_29276_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_211_fu_29282_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_128_fu_29344_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1273" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_113_fu_37731_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_215_fu_37737_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_130_fu_37799_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1291" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_115_fu_37935_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_219_fu_37941_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_132_fu_38003_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1292" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_117_fu_43554_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_223_fu_43560_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_134_fu_43622_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_14_fu_46013_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_15_fu_46027_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1235" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_137_fu_12096_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1236" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_120_fu_15580_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_228_fu_15586_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_139_fu_15648_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1237" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_122_fu_15784_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_232_fu_15790_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_141_fu_15852_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1238" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_124_fu_21419_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_236_fu_21425_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_143_fu_21487_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1239" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_126_fu_21623_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_239_fu_21629_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_145_fu_21691_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1293" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_128_fu_29479_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_243_fu_29485_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_147_fu_29547_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1294" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_130_fu_29683_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_247_fu_29689_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_149_fu_29751_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1295" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_132_fu_38138_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_251_fu_38144_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_151_fu_38206_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_16_fu_46081_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_17_fu_46095_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1240" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_154_fu_12287_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1241" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_135_fu_16085_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_256_fu_16091_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_156_fu_16153_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1242" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_137_fu_16289_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_260_fu_16295_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_158_fu_16357_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1243" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_139_fu_21892_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_264_fu_21898_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_160_fu_21960_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1244" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_141_fu_22096_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_268_fu_22102_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_162_fu_22164_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1296" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_143_fu_29886_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_271_fu_29892_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_164_fu_29954_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1297" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_145_fu_30090_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_275_fu_30096_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_166_fu_30158_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1326" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_147_fu_38341_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_279_fu_38347_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_168_fu_38409_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_18_fu_46149_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_19_fu_46163_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1274" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_171_fu_16560_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1275" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_150_fu_22441_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_284_fu_22447_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_173_fu_22509_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1276" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_152_fu_22645_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_288_fu_22651_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_175_fu_22713_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1277" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_154_fu_30315_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_292_fu_30321_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_177_fu_30383_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1298" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_156_fu_30519_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_296_fu_30525_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_179_fu_30587_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1299" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_158_fu_38544_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_299_fu_38550_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_181_fu_38612_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1327" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_160_fu_38748_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_301_fu_38754_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_183_fu_38816_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1328" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_162_fu_43757_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_303_fu_43763_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_185_fu_43825_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_20_fu_46216_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_21_fu_46230_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1278" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_188_fu_16728_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1279" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_165_fu_22990_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_306_fu_22996_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_190_fu_23058_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1280" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_167_fu_23194_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_308_fu_23200_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_192_fu_23262_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1281" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_169_fu_30766_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_310_fu_30772_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_194_fu_30834_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1300" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_171_fu_30970_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_312_fu_30976_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_196_fu_31038_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1301" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_173_fu_38951_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_314_fu_38957_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_198_fu_39019_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1329" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_175_fu_39155_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_316_fu_39161_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_200_fu_39223_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1330" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_177_fu_43960_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_318_fu_43966_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_202_fu_44028_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_22_fu_46283_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_23_fu_46297_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1245" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_205_fu_12478_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1282" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_180_fu_16941_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_321_fu_16947_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_207_fu_17021_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1283" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_182_fu_17172_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_323_fu_17178_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_209_fu_17252_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1302" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_184_fu_23549_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_325_fu_23555_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_211_fu_23629_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1303" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_186_fu_23779_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_327_fu_23785_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_213_fu_23859_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1304" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_188_fu_31311_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_329_fu_31317_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_215_fu_31379_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1331" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_190_fu_31529_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_331_fu_31535_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_217_fu_31609_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1332" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_192_fu_39358_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_333_fu_39364_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_219_fu_39426_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_24_fu_46351_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_25_fu_46365_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1284" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_222_fu_17351_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1285" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_195_fu_17506_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_336_fu_17512_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_224_fu_17586_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1305" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_197_fu_24020_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_338_fu_24026_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_226_fu_24100_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1306" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_199_fu_24250_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_340_fu_24256_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_228_fu_24330_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1307" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_201_fu_31860_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_342_fu_31866_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_230_fu_31928_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1333" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_203_fu_32078_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_344_fu_32084_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_232_fu_32158_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1334" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_205_fu_39561_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_346_fu_39567_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_234_fu_39629_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1335" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_207_fu_39765_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_348_fu_39771_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_236_fu_39833_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_26_fu_46419_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_27_fu_46433_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1308" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_239_fu_24451_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1309" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_210_fu_24606_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_351_fu_24612_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_241_fu_24686_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1310" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_212_fu_32431_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_353_fu_32437_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_243_fu_32499_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1311" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_214_fu_32635_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_355_fu_32641_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_245_fu_32703_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1312" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_216_fu_39968_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_357_fu_39974_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_247_fu_40036_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1336" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_218_fu_40172_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_359_fu_40178_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_249_fu_40240_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1337" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_220_fu_44163_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_361_fu_44169_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_251_fu_44231_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1338" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_222_fu_44367_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_363_fu_44373_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_253_fu_44435_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_28_fu_46487_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_29_fu_46501_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1313" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_256_fu_24851_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1314" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_225_fu_25006_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_366_fu_25012_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_258_fu_25086_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1315" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_227_fu_32998_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_368_fu_33004_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_260_fu_33066_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1316" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_229_fu_33202_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_370_fu_33208_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_262_fu_33270_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1339" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_231_fu_40375_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_372_fu_40381_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_264_fu_40443_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1340" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_233_fu_40579_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_374_fu_40585_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_266_fu_40647_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1341" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_235_fu_44570_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_376_fu_44576_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_268_fu_44638_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1342" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_237_fu_44774_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_378_fu_44780_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_270_fu_44842_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_30_fu_46752_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_31_fu_46766_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1317" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_273_fu_25228_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1318" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_240_fu_25382_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_381_fu_25388_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_275_fu_25462_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1319" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_242_fu_33587_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_383_fu_33593_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_277_fu_33655_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1320" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_244_fu_33791_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_385_fu_33797_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_279_fu_33859_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1343" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_246_fu_40782_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_387_fu_40788_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_281_fu_40850_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1344" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_248_fu_40986_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_389_fu_40992_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_283_fu_41054_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1345" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_250_fu_44977_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_391_fu_44983_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_285_fu_45045_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1346" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_252_fu_46565_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_393_fu_46571_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_287_fu_46633_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_32_fu_46913_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_33_fu_46927_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1321" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_290_fu_25604_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1322" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_255_fu_25758_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_396_fu_25764_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_292_fu_25838_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1323" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_257_fu_34176_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_398_fu_34182_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_294_fu_34244_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1347" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_259_fu_34394_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_400_fu_34400_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_296_fu_34474_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1348" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_261_fu_41189_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_402_fu_41195_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_298_fu_41257_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1349" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_263_fu_41393_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_404_fu_41399_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_300_fu_41461_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1350" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_265_fu_45180_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_406_fu_45186_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_302_fu_45248_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1351" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_267_fu_46992_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_408_fu_46998_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_304_fu_47060_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_34_fu_47186_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_35_fu_47200_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1324" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_307_fu_25958_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1325" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_270_fu_26112_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_411_fu_26118_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_309_fu_26192_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1352" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_272_fu_34805_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_413_fu_34811_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_311_fu_34885_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1353" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_274_fu_35035_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_415_fu_35041_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_313_fu_35115_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1354" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_276_fu_41690_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_417_fu_41696_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_315_fu_41758_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1355" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_278_fu_41894_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_419_fu_41900_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_317_fu_41962_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1356" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_280_fu_45383_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_421_fu_45389_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_319_fu_45451_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1357" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_282_fu_47359_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_423_fu_47365_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_321_fu_47427_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_36_fu_47553_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_37_fu_47567_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1358" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_324_fu_35301_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1359" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_285_fu_35455_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_426_fu_35461_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_326_fu_35535_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1360" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_287_fu_42191_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_428_fu_42197_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_328_fu_42259_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1361" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_289_fu_42395_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_430_fu_42401_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_330_fu_42463_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1362" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_291_fu_45482_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_432_fu_45488_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_332_fu_45550_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1363" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_293_fu_45686_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_434_fu_45692_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_334_fu_45754_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1364" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_295_fu_46664_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_436_fu_46670_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_336_fu_46732_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Conv3_ky" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_32_1_1_U1365" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="mul_ln385_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_297_fu_47726_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_438_fu_47732_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="add_ln385_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="ps_338_fu_47794_p2" SOURCE="src/srcnn.cpp:385" URAM="0" VARIABLE="ps_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_38_fu_47920_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="add_ln388_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv3_ky" OPTYPE="add" PRAGMA="" RTLNAME="acc_39_fu_47934_p2" SOURCE="src/srcnn.cpp:388" URAM="0" VARIABLE="acc_39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_stream5</Name>
            <Loops>
                <win5x5_read_pix/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>785</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>5165238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>51.652 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785 ~ 5165238</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <win5x5_read_pix>
                        <Name>win5x5_read_pix</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>67081</max>
                            </range>
                        </TripCount>
                        <Latency>784 ~ 5165237</Latency>
                        <AbsoluteTimeLatency>7.840 us ~ 51.652 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>49</min>
                                <max>77</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>49 ~ 77</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv3_stream5_Pipeline_Conv3_ky_fu_3917</Instance>
                        </InstanceList>
                    </win5x5_read_pix>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>160</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>24860</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>46114</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb2_U" SOURCE="src/srcnn.cpp:305" URAM="0" VARIABLE="lb2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb2_1_U" SOURCE="src/srcnn.cpp:305" URAM="0" VARIABLE="lb2_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb2_2_U" SOURCE="src/srcnn.cpp:305" URAM="0" VARIABLE="lb2_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb2_3_U" SOURCE="src/srcnn.cpp:305" URAM="0" VARIABLE="lb2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_4934_p2" SOURCE="src/srcnn.cpp:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="C2H_fu_4974_p2" SOURCE="src/srcnn.cpp:294" URAM="0" VARIABLE="C2H"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="C2W_fu_4984_p2" SOURCE="src/srcnn.cpp:295" URAM="0" VARIABLE="C2W"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_1_1_U2210" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="mul_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_6390_p2" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln392_fu_7870_p2" SOURCE="src/srcnn.cpp:392" URAM="0" VARIABLE="add_ln392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="x_7_fu_7927_p2" SOURCE="src/srcnn.cpp:395" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="y_5_fu_7937_p2" SOURCE="src/srcnn.cpp:399" URAM="0" VARIABLE="y_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_stream6</Name>
            <Loops>
                <Out_writey>
                    <Out_writex/>
                </Out_writey>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_writey>
                        <Name>Out_writey</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>8</min>
                                <max>773</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>8 ~ 773</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Out_writex>
                            <Name>Out_writex</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>255</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 765</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 7.650 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </Out_writex>
                    </Out_writey>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>294</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1463</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_216_p2" SOURCE="src/srcnn.cpp:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="add_ln419_fu_285_p2" SOURCE="src/srcnn.cpp:419" URAM="0" VARIABLE="add_ln419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_291_p2" SOURCE="src/srcnn.cpp:419" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="sub" PRAGMA="" RTLNAME="empty_83_fu_320_p2" SOURCE="src/srcnn.cpp:419" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_330_p2" SOURCE="src/srcnn.cpp:419" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_339_p2" SOURCE="src/srcnn.cpp:419" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="add" PRAGMA="" RTLNAME="add_ln421_fu_369_p2" SOURCE="src/srcnn.cpp:421" URAM="0" VARIABLE="add_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln422_fu_383_p2" SOURCE="src/srcnn.cpp:422" URAM="0" VARIABLE="sub_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln422_1_fu_433_p2" SOURCE="src/srcnn.cpp:422" URAM="0" VARIABLE="sub_ln422_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_fu_443_p2" SOURCE="src/srcnn.cpp:422" URAM="0" VARIABLE="add_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln422_4_fu_469_p2" SOURCE="src/srcnn.cpp:422" URAM="0" VARIABLE="sub_ln422_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_1_fu_517_p2" SOURCE="src/srcnn.cpp:422" URAM="0" VARIABLE="add_ln422_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_2_fu_561_p2" SOURCE="src/srcnn.cpp:422" URAM="0" VARIABLE="add_ln422_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln422_2_fu_577_p2" SOURCE="src/srcnn.cpp:422" URAM="0" VARIABLE="sub_ln422_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_3_fu_605_p2" SOURCE="src/srcnn.cpp:422" URAM="0" VARIABLE="add_ln422_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_IT_w0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>117</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>40</UTIL_BRAM>
                    <DSP>274</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>50611</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>21</UTIL_FF>
                    <LUT>88322</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>75</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_ftmap_c_U" SOURCE="" URAM="0" VARIABLE="output_ftmap_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c5_U" SOURCE="" URAM="0" VARIABLE="h0_c5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c4_U" SOURCE="" URAM="0" VARIABLE="h0_c4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c_U" SOURCE="" URAM="0" VARIABLE="h0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w0_c_U" SOURCE="" URAM="0" VARIABLE="w0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c2_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c1_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_out_U" SOURCE="src/srcnn.cpp:623" URAM="0" VARIABLE="s_out"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_f2_i_U" SOURCE="" URAM="0" VARIABLE="s_f2_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_pix_U" SOURCE="src/srcnn.cpp:621" URAM="0" VARIABLE="s_pix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c3_channel_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c3_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <CopyW1_outft/>
                <CopyW2_outft/>
                <IT_h0>
                    <IT_w0/>
                </IT_h0>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW1_outft>
                        <Name>CopyW1_outft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>6976</Latency>
                        <AbsoluteTimeLatency>69.760 us</AbsoluteTimeLatency>
                        <IterationLatency>109</IterationLatency>
                        <PipelineDepth>109</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1018</Instance>
                        </InstanceList>
                    </CopyW1_outft>
                    <CopyW2_outft>
                        <Name>CopyW2_outft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2944</Latency>
                        <AbsoluteTimeLatency>29.440 us</AbsoluteTimeLatency>
                        <IterationLatency>92</IterationLatency>
                        <PipelineDepth>92</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_srcnn_Pipeline_CopyW2_inft_fu_1189</Instance>
                        </InstanceList>
                    </CopyW2_outft>
                    <IT_h0>
                        <Name>IT_h0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <IT_w0>
                            <Name>IT_w0</Name>
                            <Slack>7.30</Slack>
                            <TripCount>16</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_dataflow_in_loop_IT_w0_1_fu_1302</Instance>
                            </InstanceList>
                        </IT_w0>
                    </IT_h0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>185</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>64</UTIL_BRAM>
                    <DSP>274</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>61394</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>26</UTIL_FF>
                    <LUT>111818</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>95</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln551_1_fu_1813_p2" SOURCE="src/srcnn.cpp:551" URAM="0" VARIABLE="add_ln551_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln551_fu_1825_p2" SOURCE="src/srcnn.cpp:551" URAM="0" VARIABLE="add_ln551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_fu_1839_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln553_fu_2006_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="sub_ln553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln553_1_fu_1925_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="sub_ln553_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_1_fu_2019_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln553_2_fu_2024_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="sub_ln553_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_2_fu_2122_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_3_fu_2156_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln553_3_fu_2167_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="sub_ln553_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_4_fu_2231_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_5_fu_1973_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_6_fu_2309_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_7_fu_2318_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_8_fu_2383_p2" SOURCE="src/srcnn.cpp:553" URAM="0" VARIABLE="add_ln553_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln566_fu_3077_p2" SOURCE="src/srcnn.cpp:566" URAM="0" VARIABLE="add_ln566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_fu_3087_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln568_fu_3286_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="sub_ln568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln568_1_fu_3174_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="sub_ln568_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_1_fu_3299_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln568_2_fu_3304_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="sub_ln568_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_2_fu_3402_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_3_fu_3436_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln568_3_fu_3447_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="sub_ln568_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_4_fu_3511_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_5_fu_3222_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_6_fu_3589_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_7_fu_3598_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln568_8_fu_3663_p2" SOURCE="src/srcnn.cpp:568" URAM="0" VARIABLE="add_ln568_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln583_fu_4287_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="sub_ln583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln583_1_fu_4206_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="sub_ln583_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln583_fu_4300_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="add_ln583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln583_2_fu_4305_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="sub_ln583_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln583_1_fu_4403_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="add_ln583_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln583_2_fu_4437_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="add_ln583_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln583_3_fu_4448_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="sub_ln583_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln583_3_fu_4512_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="add_ln583_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln583_4_fu_4254_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="add_ln583_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln583_5_fu_4590_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="add_ln583_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln583_6_fu_4599_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="add_ln583_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln583_7_fu_4664_p2" SOURCE="src/srcnn.cpp:583" URAM="0" VARIABLE="add_ln583_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IT_h0" OPTYPE="add" PRAGMA="" RTLNAME="h0_4_fu_4983_p2" SOURCE="src/srcnn.cpp:616" URAM="0" VARIABLE="h0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IT_w0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln619_fu_5000_p2" SOURCE="src/srcnn.cpp:619" URAM="0" VARIABLE="add_ln619"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_U" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U" SOURCE="src/srcnn.cpp:506" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U" SOURCE="src/srcnn.cpp:506" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U" SOURCE="src/srcnn.cpp:506" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U" SOURCE="src/srcnn.cpp:506" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U" SOURCE="src/srcnn.cpp:506" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U" SOURCE="src/srcnn.cpp:506" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U" SOURCE="src/srcnn.cpp:506" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U" SOURCE="src/srcnn.cpp:506" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_U" SOURCE="src/srcnn.cpp:513" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>s_win_i_U</Name>
            <ParentInst>conv1conv2_stream4_U0</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_pix_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1302</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_f2_i_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1302</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_out_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1302</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_in" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_out" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reload_weights" index="8" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="reload_weights" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_biases_1" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 31 to 0 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_biases_2" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 63 to 32 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_biases_1" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 31 to 0 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_biases_2" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 63 to 32 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="conv3_biases_1" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 31 to 0 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x5c" name="conv3_biases_2" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 63 to 32 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x64" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x68" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x70" name="reload_weights" access="W" description="Data signal of reload_weights" range="32">
                    <fields>
                        <field offset="0" width="1" name="reload_weights" access="W" description="Bit 0 to 0 of reload_weights"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="reload_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl:m_axi_gmem_in:m_axi_gmem_w1:m_axi_gmem_w2:m_axi_gmem_w3:m_axi_gmem_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_in" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_in_" paramPrefix="C_M_AXI_GMEM_IN_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_in_ARADDR</port>
                <port>m_axi_gmem_in_ARBURST</port>
                <port>m_axi_gmem_in_ARCACHE</port>
                <port>m_axi_gmem_in_ARID</port>
                <port>m_axi_gmem_in_ARLEN</port>
                <port>m_axi_gmem_in_ARLOCK</port>
                <port>m_axi_gmem_in_ARPROT</port>
                <port>m_axi_gmem_in_ARQOS</port>
                <port>m_axi_gmem_in_ARREADY</port>
                <port>m_axi_gmem_in_ARREGION</port>
                <port>m_axi_gmem_in_ARSIZE</port>
                <port>m_axi_gmem_in_ARUSER</port>
                <port>m_axi_gmem_in_ARVALID</port>
                <port>m_axi_gmem_in_AWADDR</port>
                <port>m_axi_gmem_in_AWBURST</port>
                <port>m_axi_gmem_in_AWCACHE</port>
                <port>m_axi_gmem_in_AWID</port>
                <port>m_axi_gmem_in_AWLEN</port>
                <port>m_axi_gmem_in_AWLOCK</port>
                <port>m_axi_gmem_in_AWPROT</port>
                <port>m_axi_gmem_in_AWQOS</port>
                <port>m_axi_gmem_in_AWREADY</port>
                <port>m_axi_gmem_in_AWREGION</port>
                <port>m_axi_gmem_in_AWSIZE</port>
                <port>m_axi_gmem_in_AWUSER</port>
                <port>m_axi_gmem_in_AWVALID</port>
                <port>m_axi_gmem_in_BID</port>
                <port>m_axi_gmem_in_BREADY</port>
                <port>m_axi_gmem_in_BRESP</port>
                <port>m_axi_gmem_in_BUSER</port>
                <port>m_axi_gmem_in_BVALID</port>
                <port>m_axi_gmem_in_RDATA</port>
                <port>m_axi_gmem_in_RID</port>
                <port>m_axi_gmem_in_RLAST</port>
                <port>m_axi_gmem_in_RREADY</port>
                <port>m_axi_gmem_in_RRESP</port>
                <port>m_axi_gmem_in_RUSER</port>
                <port>m_axi_gmem_in_RVALID</port>
                <port>m_axi_gmem_in_WDATA</port>
                <port>m_axi_gmem_in_WID</port>
                <port>m_axi_gmem_in_WLAST</port>
                <port>m_axi_gmem_in_WREADY</port>
                <port>m_axi_gmem_in_WSTRB</port>
                <port>m_axi_gmem_in_WUSER</port>
                <port>m_axi_gmem_in_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w1_" paramPrefix="C_M_AXI_GMEM_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w1_ARADDR</port>
                <port>m_axi_gmem_w1_ARBURST</port>
                <port>m_axi_gmem_w1_ARCACHE</port>
                <port>m_axi_gmem_w1_ARID</port>
                <port>m_axi_gmem_w1_ARLEN</port>
                <port>m_axi_gmem_w1_ARLOCK</port>
                <port>m_axi_gmem_w1_ARPROT</port>
                <port>m_axi_gmem_w1_ARQOS</port>
                <port>m_axi_gmem_w1_ARREADY</port>
                <port>m_axi_gmem_w1_ARREGION</port>
                <port>m_axi_gmem_w1_ARSIZE</port>
                <port>m_axi_gmem_w1_ARUSER</port>
                <port>m_axi_gmem_w1_ARVALID</port>
                <port>m_axi_gmem_w1_AWADDR</port>
                <port>m_axi_gmem_w1_AWBURST</port>
                <port>m_axi_gmem_w1_AWCACHE</port>
                <port>m_axi_gmem_w1_AWID</port>
                <port>m_axi_gmem_w1_AWLEN</port>
                <port>m_axi_gmem_w1_AWLOCK</port>
                <port>m_axi_gmem_w1_AWPROT</port>
                <port>m_axi_gmem_w1_AWQOS</port>
                <port>m_axi_gmem_w1_AWREADY</port>
                <port>m_axi_gmem_w1_AWREGION</port>
                <port>m_axi_gmem_w1_AWSIZE</port>
                <port>m_axi_gmem_w1_AWUSER</port>
                <port>m_axi_gmem_w1_AWVALID</port>
                <port>m_axi_gmem_w1_BID</port>
                <port>m_axi_gmem_w1_BREADY</port>
                <port>m_axi_gmem_w1_BRESP</port>
                <port>m_axi_gmem_w1_BUSER</port>
                <port>m_axi_gmem_w1_BVALID</port>
                <port>m_axi_gmem_w1_RDATA</port>
                <port>m_axi_gmem_w1_RID</port>
                <port>m_axi_gmem_w1_RLAST</port>
                <port>m_axi_gmem_w1_RREADY</port>
                <port>m_axi_gmem_w1_RRESP</port>
                <port>m_axi_gmem_w1_RUSER</port>
                <port>m_axi_gmem_w1_RVALID</port>
                <port>m_axi_gmem_w1_WDATA</port>
                <port>m_axi_gmem_w1_WID</port>
                <port>m_axi_gmem_w1_WLAST</port>
                <port>m_axi_gmem_w1_WREADY</port>
                <port>m_axi_gmem_w1_WSTRB</port>
                <port>m_axi_gmem_w1_WUSER</port>
                <port>m_axi_gmem_w1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w2_" paramPrefix="C_M_AXI_GMEM_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w2_ARADDR</port>
                <port>m_axi_gmem_w2_ARBURST</port>
                <port>m_axi_gmem_w2_ARCACHE</port>
                <port>m_axi_gmem_w2_ARID</port>
                <port>m_axi_gmem_w2_ARLEN</port>
                <port>m_axi_gmem_w2_ARLOCK</port>
                <port>m_axi_gmem_w2_ARPROT</port>
                <port>m_axi_gmem_w2_ARQOS</port>
                <port>m_axi_gmem_w2_ARREADY</port>
                <port>m_axi_gmem_w2_ARREGION</port>
                <port>m_axi_gmem_w2_ARSIZE</port>
                <port>m_axi_gmem_w2_ARUSER</port>
                <port>m_axi_gmem_w2_ARVALID</port>
                <port>m_axi_gmem_w2_AWADDR</port>
                <port>m_axi_gmem_w2_AWBURST</port>
                <port>m_axi_gmem_w2_AWCACHE</port>
                <port>m_axi_gmem_w2_AWID</port>
                <port>m_axi_gmem_w2_AWLEN</port>
                <port>m_axi_gmem_w2_AWLOCK</port>
                <port>m_axi_gmem_w2_AWPROT</port>
                <port>m_axi_gmem_w2_AWQOS</port>
                <port>m_axi_gmem_w2_AWREADY</port>
                <port>m_axi_gmem_w2_AWREGION</port>
                <port>m_axi_gmem_w2_AWSIZE</port>
                <port>m_axi_gmem_w2_AWUSER</port>
                <port>m_axi_gmem_w2_AWVALID</port>
                <port>m_axi_gmem_w2_BID</port>
                <port>m_axi_gmem_w2_BREADY</port>
                <port>m_axi_gmem_w2_BRESP</port>
                <port>m_axi_gmem_w2_BUSER</port>
                <port>m_axi_gmem_w2_BVALID</port>
                <port>m_axi_gmem_w2_RDATA</port>
                <port>m_axi_gmem_w2_RID</port>
                <port>m_axi_gmem_w2_RLAST</port>
                <port>m_axi_gmem_w2_RREADY</port>
                <port>m_axi_gmem_w2_RRESP</port>
                <port>m_axi_gmem_w2_RUSER</port>
                <port>m_axi_gmem_w2_RVALID</port>
                <port>m_axi_gmem_w2_WDATA</port>
                <port>m_axi_gmem_w2_WID</port>
                <port>m_axi_gmem_w2_WLAST</port>
                <port>m_axi_gmem_w2_WREADY</port>
                <port>m_axi_gmem_w2_WSTRB</port>
                <port>m_axi_gmem_w2_WUSER</port>
                <port>m_axi_gmem_w2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w3_" paramPrefix="C_M_AXI_GMEM_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w3_ARADDR</port>
                <port>m_axi_gmem_w3_ARBURST</port>
                <port>m_axi_gmem_w3_ARCACHE</port>
                <port>m_axi_gmem_w3_ARID</port>
                <port>m_axi_gmem_w3_ARLEN</port>
                <port>m_axi_gmem_w3_ARLOCK</port>
                <port>m_axi_gmem_w3_ARPROT</port>
                <port>m_axi_gmem_w3_ARQOS</port>
                <port>m_axi_gmem_w3_ARREADY</port>
                <port>m_axi_gmem_w3_ARREGION</port>
                <port>m_axi_gmem_w3_ARSIZE</port>
                <port>m_axi_gmem_w3_ARUSER</port>
                <port>m_axi_gmem_w3_ARVALID</port>
                <port>m_axi_gmem_w3_AWADDR</port>
                <port>m_axi_gmem_w3_AWBURST</port>
                <port>m_axi_gmem_w3_AWCACHE</port>
                <port>m_axi_gmem_w3_AWID</port>
                <port>m_axi_gmem_w3_AWLEN</port>
                <port>m_axi_gmem_w3_AWLOCK</port>
                <port>m_axi_gmem_w3_AWPROT</port>
                <port>m_axi_gmem_w3_AWQOS</port>
                <port>m_axi_gmem_w3_AWREADY</port>
                <port>m_axi_gmem_w3_AWREGION</port>
                <port>m_axi_gmem_w3_AWSIZE</port>
                <port>m_axi_gmem_w3_AWUSER</port>
                <port>m_axi_gmem_w3_AWVALID</port>
                <port>m_axi_gmem_w3_BID</port>
                <port>m_axi_gmem_w3_BREADY</port>
                <port>m_axi_gmem_w3_BRESP</port>
                <port>m_axi_gmem_w3_BUSER</port>
                <port>m_axi_gmem_w3_BVALID</port>
                <port>m_axi_gmem_w3_RDATA</port>
                <port>m_axi_gmem_w3_RID</port>
                <port>m_axi_gmem_w3_RLAST</port>
                <port>m_axi_gmem_w3_RREADY</port>
                <port>m_axi_gmem_w3_RRESP</port>
                <port>m_axi_gmem_w3_RUSER</port>
                <port>m_axi_gmem_w3_RVALID</port>
                <port>m_axi_gmem_w3_WDATA</port>
                <port>m_axi_gmem_w3_WID</port>
                <port>m_axi_gmem_w3_WLAST</port>
                <port>m_axi_gmem_w3_WREADY</port>
                <port>m_axi_gmem_w3_WSTRB</port>
                <port>m_axi_gmem_w3_WUSER</port>
                <port>m_axi_gmem_w3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_out" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_out_" paramPrefix="C_M_AXI_GMEM_OUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_out_ARADDR</port>
                <port>m_axi_gmem_out_ARBURST</port>
                <port>m_axi_gmem_out_ARCACHE</port>
                <port>m_axi_gmem_out_ARID</port>
                <port>m_axi_gmem_out_ARLEN</port>
                <port>m_axi_gmem_out_ARLOCK</port>
                <port>m_axi_gmem_out_ARPROT</port>
                <port>m_axi_gmem_out_ARQOS</port>
                <port>m_axi_gmem_out_ARREADY</port>
                <port>m_axi_gmem_out_ARREGION</port>
                <port>m_axi_gmem_out_ARSIZE</port>
                <port>m_axi_gmem_out_ARUSER</port>
                <port>m_axi_gmem_out_ARVALID</port>
                <port>m_axi_gmem_out_AWADDR</port>
                <port>m_axi_gmem_out_AWBURST</port>
                <port>m_axi_gmem_out_AWCACHE</port>
                <port>m_axi_gmem_out_AWID</port>
                <port>m_axi_gmem_out_AWLEN</port>
                <port>m_axi_gmem_out_AWLOCK</port>
                <port>m_axi_gmem_out_AWPROT</port>
                <port>m_axi_gmem_out_AWQOS</port>
                <port>m_axi_gmem_out_AWREADY</port>
                <port>m_axi_gmem_out_AWREGION</port>
                <port>m_axi_gmem_out_AWSIZE</port>
                <port>m_axi_gmem_out_AWUSER</port>
                <port>m_axi_gmem_out_AWVALID</port>
                <port>m_axi_gmem_out_BID</port>
                <port>m_axi_gmem_out_BREADY</port>
                <port>m_axi_gmem_out_BRESP</port>
                <port>m_axi_gmem_out_BUSER</port>
                <port>m_axi_gmem_out_BVALID</port>
                <port>m_axi_gmem_out_RDATA</port>
                <port>m_axi_gmem_out_RID</port>
                <port>m_axi_gmem_out_RLAST</port>
                <port>m_axi_gmem_out_RREADY</port>
                <port>m_axi_gmem_out_RRESP</port>
                <port>m_axi_gmem_out_RUSER</port>
                <port>m_axi_gmem_out_RVALID</port>
                <port>m_axi_gmem_out_WDATA</port>
                <port>m_axi_gmem_out_WID</port>
                <port>m_axi_gmem_out_WLAST</port>
                <port>m_axi_gmem_out_WREADY</port>
                <port>m_axi_gmem_out_WSTRB</port>
                <port>m_axi_gmem_out_WUSER</port>
                <port>m_axi_gmem_out_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_in">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_out">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_ctrl">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_ctrl">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_ctrl">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_ctrl">conv1_biases_1, 0x28, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_ctrl">conv1_biases_2, 0x2c, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_ctrl">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_ctrl">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_ctrl">conv2_biases_1, 0x40, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_ctrl">conv2_biases_2, 0x44, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_ctrl">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_ctrl">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_ctrl">conv3_biases_1, 0x58, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_ctrl">conv3_biases_2, 0x5c, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_ctrl">output_ftmap_1, 0x64, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_ctrl">output_ftmap_2, 0x68, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_ctrl">reload_weights, 0x70, 32, W, Data signal of reload_weights, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                    <column name="reload_weights">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_gmem_in, interface, , </column>
                    <column name="input_ftmap">s_axi_ctrl, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_ctrl, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_gmem_w1, interface, , </column>
                    <column name="conv1_weights">s_axi_ctrl, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_ctrl, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">m_axi_gmem_w1, interface, , </column>
                    <column name="conv1_biases">s_axi_ctrl, register, offset, name=conv1_biases_1 offset=0x28 range=32</column>
                    <column name="conv1_biases">s_axi_ctrl, register, offset, name=conv1_biases_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_gmem_w2, interface, , </column>
                    <column name="conv2_weights">s_axi_ctrl, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_ctrl, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">m_axi_gmem_w2, interface, , </column>
                    <column name="conv2_biases">s_axi_ctrl, register, offset, name=conv2_biases_1 offset=0x40 range=32</column>
                    <column name="conv2_biases">s_axi_ctrl, register, offset, name=conv2_biases_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_gmem_w3, interface, , </column>
                    <column name="conv3_weights">s_axi_ctrl, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_ctrl, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">m_axi_gmem_w3, interface, , </column>
                    <column name="conv3_biases">s_axi_ctrl, register, offset, name=conv3_biases_1 offset=0x58 range=32</column>
                    <column name="conv3_biases">s_axi_ctrl, register, offset, name=conv3_biases_2 offset=0x5c range=32</column>
                    <column name="output_ftmap">m_axi_gmem_out, interface, , </column>
                    <column name="output_ftmap">s_axi_ctrl, register, offset, name=output_ftmap_1 offset=0x64 range=32</column>
                    <column name="output_ftmap">s_axi_ctrl, register, offset, name=output_ftmap_2 offset=0x68 range=32</column>
                    <column name="reload_weights">s_axi_ctrl, register, , name=reload_weights offset=0x70 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_out">write, variable, 32, Out_writex, src/srcnn.cpp:421:5</column>
                    <column name="m_axi_gmem_w3">read, 800, 32, CopyW3_inft, src/srcnn.cpp:586:5</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_in">in, src/srcnn.cpp:86:29, read, Fail, , InputTileWread, src/srcnn.cpp:82:5, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:422:26, write, Widen Fail, , Out_writex, src/srcnn.cpp:421:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:422:26, write, Fail, , Out_writey, src/srcnn.cpp:419:3, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:422:26, write, Inferred, variable, Out_writex, src/srcnn.cpp:421:5, , </column>
                    <column name="m_axi_gmem_w1">, src/srcnn.cpp:551:5, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem_w1">conv1_biases, src/srcnn.cpp:553:31, read, Widen Fail, , CopyW1_outft, src/srcnn.cpp:551:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w1">conv1_biases, src/srcnn.cpp:553:31, read, Inferred, 64, CopyW1_outft, src/srcnn.cpp:551:5, , </column>
                    <column name="m_axi_gmem_w1">conv1_weights, src/srcnn.cpp:560:46, read, Widen Fail, , CopyW1_kx, src/srcnn.cpp:558:9, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w1">conv1_weights, src/srcnn.cpp:560:46, read, Inferred, 5184, CopyW1_outft, src/srcnn.cpp:551:5, , </column>
                    <column name="m_axi_gmem_w2">, src/srcnn.cpp:566:5, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem_w2">conv2_biases, src/srcnn.cpp:568:26, read, Widen Fail, , CopyW2_outft, src/srcnn.cpp:566:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w2">conv2_biases, src/srcnn.cpp:568:26, read, Inferred, 32, CopyW2_outft, src/srcnn.cpp:566:5, , </column>
                    <column name="m_axi_gmem_w2">conv2_weights, src/srcnn.cpp:576:49, read, Widen Fail, , CopyW2_inft, src/srcnn.cpp:570:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w2">conv2_weights, src/srcnn.cpp:576:49, read, Inferred, 2048, CopyW2_outft, src/srcnn.cpp:566:5, , </column>
                    <column name="m_axi_gmem_w3">conv3_weights, src/srcnn.cpp:594:48, read, Widen Fail, , CopyW3_kx, src/srcnn.cpp:592:9, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w3">conv3_weights, src/srcnn.cpp:594:48, read, Inferred, 800, CopyW3_inft, src/srcnn.cpp:586:5, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/srcnn.cpp:69" status="valid" parentFunction="load_tile_to_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:70" status="valid" parentFunction="load_tile_to_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="stream" location="src/srcnn.cpp:71" status="valid" parentFunction="load_tile_to_stream" variable="s_pix" isDirective="0" options="variable=s_pix depth=1024"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:105" status="valid" parentFunction="make_win9" variable="lb1" isDirective="0" options="variable=lb1 type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:106" status="valid" parentFunction="make_win9" variable="lb1" isDirective="0" options="variable=lb1 complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:110" status="valid" parentFunction="make_win9" variable="win1" isDirective="0" options="variable=win1 complete dim=0"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:118" status="valid" parentFunction="make_win9" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/srcnn.cpp:125" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:128" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:136" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:145" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/srcnn.cpp:154" status="valid" parentFunction="make_win9" variable="w.a" isDirective="0" options="variable=w.a complete dim=0"/>
        <Pragma type="unroll" location="src/srcnn.cpp:156" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:158" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/srcnn.cpp:189" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:208" status="valid" parentFunction="conv1conv2_from_windows" variable="acc2" isDirective="0" options="variable=acc2 cyclic factor=8 dim=1"/>
        <Pragma type="unroll" location="src/srcnn.cpp:213" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:220" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="II=3"/>
        <Pragma type="unroll" location="src/srcnn.cpp:227" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:230" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:241" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:250" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="II=4"/>
        <Pragma type="unroll" location="src/srcnn.cpp:251" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="inline" location="src/srcnn.cpp:270" status="valid" parentFunction="conv1conv2_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="src/srcnn.cpp:271" status="valid" parentFunction="conv1conv2_stream" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/srcnn.cpp:274" status="valid" parentFunction="conv1conv2_stream" variable="s_win" isDirective="0" options="variable=s_win depth=1024"/>
        <Pragma type="inline" location="src/srcnn.cpp:291" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="stream" location="src/srcnn.cpp:293" status="valid" parentFunction="conv3_stream" variable="s_out" isDirective="0" options="variable=s_out depth=1024"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:306" status="valid" parentFunction="conv3_stream" variable="lb2" isDirective="0" options="variable=lb2 type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:307" status="valid" parentFunction="conv3_stream" variable="lb2" isDirective="0" options="variable=lb2 complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:310" status="valid" parentFunction="conv3_stream" variable="win2" isDirective="0" options="variable=win2 complete dim=0"/>
        <Pragma type="unroll" location="src/srcnn.cpp:325" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:328" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:336" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:346" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/srcnn.cpp:363" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:366" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:370" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:379" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/srcnn.cpp:415" status="valid" parentFunction="store_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:416" status="valid" parentFunction="store_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:446" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:448" status="valid" parentFunction="srcnn" variable="reload_weights" isDirective="0" options="s_axilite port=reload_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:451" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap bundle=gmem_in offset=slave depth=(1*255*255)"/>
        <Pragma type="interface" location="src/srcnn.cpp:452" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="s_axilite port=input_ftmap bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:453" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap bundle=gmem_out offset=slave depth=(1*255*255)"/>
        <Pragma type="interface" location="src/srcnn.cpp:454" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="s_axilite port=output_ftmap bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:457" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights bundle=gmem_w1 offset=slave depth=(64*1*9*9)"/>
        <Pragma type="interface" location="src/srcnn.cpp:458" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="s_axilite port=conv1_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:459" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="m_axi port=conv1_biases bundle=gmem_w1 offset=slave depth=(64)"/>
        <Pragma type="interface" location="src/srcnn.cpp:460" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="s_axilite port=conv1_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:462" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights bundle=gmem_w2 offset=slave depth=(32*64*1*1)"/>
        <Pragma type="interface" location="src/srcnn.cpp:463" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="s_axilite port=conv2_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:464" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="m_axi port=conv2_biases bundle=gmem_w2 offset=slave depth=(32)"/>
        <Pragma type="interface" location="src/srcnn.cpp:465" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="s_axilite port=conv2_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:467" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights bundle=gmem_w3 offset=slave depth=(1*32*5*5)"/>
        <Pragma type="interface" location="src/srcnn.cpp:468" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="s_axilite port=conv3_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:469" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="m_axi port=conv3_biases bundle=gmem_w3 offset=slave depth=(1)"/>
        <Pragma type="interface" location="src/srcnn.cpp:470" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="s_axilite port=conv3_biases bundle=ctrl"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:478" status="valid" parentFunction="srcnn" variable="inbuf" isDirective="0" options="variable=inbuf type=ram_2p impl=bram"/>
        <Pragma type="dependence" location="src/srcnn.cpp:481" status="valid" parentFunction="srcnn" variable="inbuf" isDirective="0" options="variable=inbuf inter false"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:499" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc complete dim=3"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:500" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc complete dim=4"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:502" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc type=ram_1p impl=lutram"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:506" status="valid" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc type=ram_1p impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:508" status="valid" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc cyclic factor=8 dim=1"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:513" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:519" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc cyclic factor=5 dim=4"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:520" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:524" status="valid" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:525" status="valid" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:526" status="valid" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc complete dim=1"/>
        <Pragma type="resource" location="src/srcnn.cpp:527" status="warning" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="resource" location="src/srcnn.cpp:528" status="warning" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="resource" location="src/srcnn.cpp:529" status="warning" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="reset" location="src/srcnn.cpp:545" status="valid" parentFunction="srcnn" variable="weights_loaded" isDirective="0" options="variable=weights_loaded"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:567" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:571" status="valid" parentFunction="srcnn" variable="" isDirective="0" options=""/>
        <Pragma type="stable" location="src/srcnn.cpp:603" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:604" status="valid" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:605" status="valid" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:606" status="valid" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:607" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:608" status="valid" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc"/>
        <Pragma type="stream" location="src/srcnn.cpp:629" status="valid" parentFunction="srcnn" variable="s_pix" isDirective="0" options="variable=s_pix depth=1024"/>
        <Pragma type="stream" location="src/srcnn.cpp:630" status="valid" parentFunction="srcnn" variable="s_f2" isDirective="0" options="variable=s_f2 depth=1024"/>
        <Pragma type="stream" location="src/srcnn.cpp:631" status="valid" parentFunction="srcnn" variable="s_out" isDirective="0" options="variable=s_out depth=1024"/>
        <Pragma type="dataflow" location="src/srcnn.cpp:635" status="valid" parentFunction="srcnn" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

