INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_ReadEmpty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ReadEmpty
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_Synchronization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Synchronization
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_WriteFull.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WriteFull
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sim_1/new/tb_EX7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_EX7
