---
layout: default
title: "PCB Routing | é…ç·š"
---

---

# ğŸ›¤ PCB Routing / é…ç·š

---

## ğŸ“‘ ç›®æ¬¡ / Table of Contents
1. [æ¦‚è¦ / Overview](#-æ¦‚è¦--overview)  
2. [ä¸»è¦ãƒ«ãƒ¼ãƒ« / Key Routing Practices](#-ä¸»è¦ãƒ«ãƒ¼ãƒ«--key-routing-practices)  
   - [ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡ / Impedance Control](#-ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡--impedance-control)  
   - [å·®å‹•é…ç·š / Differential Pair Routing](#-å·®å‹•é…ç·š--differential-pair-routing)  
   - [ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯æŠ‘åˆ¶ / Crosstalk Mitigation](#-ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯æŠ‘åˆ¶--crosstalk-mitigation)  
   - [å±¤é–“é…ç·š / Multi-Layer Routing](#-å±¤é–“é…ç·š--multi-layer-routing)  
   - [é›»æº/ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰è¨­è¨ˆ / Power & Ground Design](#-é›»æºã‚°ãƒ©ã‚¦ãƒ³ãƒ‰è¨­è¨ˆ--power--ground-design)  
3. [å®Ÿå‹™ä¸Šã®è€ƒæ…®äº‹é … / Practical Considerations](#-å®Ÿå‹™ä¸Šã®è€ƒæ…®äº‹é …--practical-considerations)  
4. [å›½éš›è¦æ ¼ / Standards](#-å›½éš›è¦æ ¼--standards)  
5. [å­¦ç¿’ç›®æ¨™ / Learning Goals](#-å­¦ç¿’ç›®æ¨™--learning-goals)  
6. [é–¢é€£ãƒªãƒ³ã‚¯ / Related Links](#-é–¢é€£ãƒªãƒ³ã‚¯--related-links)  

---

## ğŸ— æ¦‚è¦ / Overview
PCBé…ç·š (Routing) ã¯ã€ãƒ‡ãƒã‚¤ã‚¹é–“ã®ä¿¡å·ãƒ»é›»æºã‚’åŸºæ¿ä¸Šã§æœ€é©ã«çµç·šã™ã‚‹å·¥ç¨‹ã§ã™ã€‚  
*PCB routing is the process of optimally connecting signals and power between devices on the board.*  

ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡ã€å·®å‹•é…ç·šã€ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯å¯¾ç­–ã€å±¤é–“é…ç·šã€é›»æº/ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰ãƒ—ãƒ¬ãƒ¼ãƒ³è¨­è¨ˆã‚’å«ã¿ã¾ã™ã€‚  
*Includes impedance control, differential routing, crosstalk mitigation, inter-layer routing, and power/ground plane design.*  

---

## ğŸ”‘ ä¸»è¦ãƒ«ãƒ¼ãƒ« / Key Routing Practices

### ğŸ“ ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡ / Impedance Control
- ãƒˆãƒ¬ãƒ¼ã‚¹å¹…ãƒ»é–“éš”ãƒ»å±¤æ§‹æˆã‚’åŸºã«ç‰¹æ€§ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã‚’åˆ¶å¾¡ã€‚  
- é«˜é€Ÿãƒã‚¹ (PCIe, DDR, USB3.x) ã¯ 50Î© / 100Î© å·®å‹•ã‚’æ¨™æº–åŒ–ã€‚  
- ã‚¹ã‚¿ãƒ–ã‚’é¿ã‘ã€åå°„ã‚’ä½æ¸›ã™ã‚‹è¨­è¨ˆãŒå¿…é ˆã€‚  

*Controlled by trace width, spacing, and stackup.  
High-speed buses (PCIe, DDR, USB3.x) typically require 50Î© single-ended / 100Î© differential.  
Avoid stubs and reflections to maintain signal quality.*  

---

### ğŸ”€ å·®å‹•é…ç·š / Differential Pair Routing
- ãƒšã‚¢é•·ã‚’æƒãˆã‚‹ã€Œã‚¹ã‚­ãƒ¥ãƒ¼åˆ¶å¾¡ã€ãŒå¿…é ˆã€‚  
- é…ç·šã¯ã§ãã‚‹ã ã‘è¿‘æ¥ã•ã›ã€å¤–ä¹±ã«å¯¾ã™ã‚‹å…±é€šãƒ¢ãƒ¼ãƒ‰æŠ‘åˆ¶ã‚’ç‹™ã†ã€‚  
- ãƒ“ã‚¢ã®ä½¿ç”¨ã¯æœ€å°åŒ–ã—ã€å·¦å³å¯¾ç§°ã«é…ç½®ã€‚  

*Requires length matching (skew control).  
Keep pairs close for common-mode noise rejection.  
Minimize vias and use symmetry when unavoidable.*  

---

### âš¡ ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯æŠ‘åˆ¶ / Crosstalk Mitigation
- é…ç·šé–“è·é›¢ã‚’ãƒˆãƒ¬ãƒ¼ã‚¹å¹…ã® **3å€ä»¥ä¸Š** ç¢ºä¿ã€‚  
- é«˜é€Ÿãƒ©ã‚¤ãƒ³ã¯ã‚·ãƒ¼ãƒ«ãƒ‰ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰éš£æ¥ãŒæœ›ã¾ã—ã„ã€‚  
- ä¸¦èµ°é…ç·šã‚’é¿ã‘ã€å±¤ã‚’è·¨ã„ã§ç›´äº¤é…ç½®ã€‚  

*Maintain at least 3Ã— trace-width spacing.  
Route near ground shields for critical high-speed lines.  
Avoid parallel runs; use orthogonal layer routing.*  

---

### ğŸ— å±¤é–“é…ç·š / Multi-Layer Routing
- ä¿¡å·å±¤ã¨ GND å±¤ã‚’äº¤äº’ã«ç©å±¤ã—ã¦ãƒªã‚¿ãƒ¼ãƒ³ãƒ‘ã‚¹ã‚’å®‰å®šåŒ–ã€‚  
- å†…å±¤é…ç·šã§ãƒã‚¤ã‚ºã‚’ä½æ¸›ã—ã€å¤–å±¤ã¯ä¸»ã«ä½é€Ÿä¿¡å·ãƒ»éƒ¨å“æ¥ç¶šã«ä½¿ç”¨ã€‚  
- ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ã¨ EMI å¯¾ç­–ã¨ã—ã¦é›»æº/GND ãƒ—ãƒ¬ãƒ¼ãƒ³ã‚’æŒŸã‚€æ§‹æˆãŒåŠ¹æœçš„ã€‚  

*Alternate signal and ground layers for stable return paths.  
Use inner layers for high-speed routing; outer layers for slower signals/components.  
Power-ground planes between signal layers reduce EMI and crosstalk.*  

---

### ğŸ”‹ é›»æº/ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰è¨­è¨ˆ / Power & Ground Design
- ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰ã¯é€£ç¶šé¢ã§ç¢ºä¿ã—ã€ã‚¹ãƒªãƒƒãƒˆã‚„åˆ†å‰²ã‚’é¿ã‘ã‚‹ã€‚  
- é›»æºãƒ—ãƒ¬ãƒ¼ãƒ³ã¯ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ã‚³ãƒ³ãƒ‡ãƒ³ã‚µé…ç½®ã¨ã‚»ãƒƒãƒˆã§è¨­è¨ˆã€‚  
- é›»æº/GND é–“ã®ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã‚’æœ€å°åŒ–ã—ã€PI ã‚’å®‰å®šåŒ–ã€‚  

*Ground planes should be continuous without splits.  
Power planes require decoupling capacitors for stability.  
Minimize power/ground impedance to maintain PI.*  

---

## ğŸ›  å®Ÿå‹™ä¸Šã®è€ƒæ…®äº‹é … / Practical Considerations
- **BGAé…ç·š**: ãƒ•ã‚¡ãƒ³ã‚¢ã‚¦ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã¨ãƒ“ã‚¢æ–¹å¼ï¼ˆã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ« vs ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢ï¼‰ã€‚  
- **ã‚¯ãƒ­ãƒƒã‚¯é…ç·š**: æœ€çŸ­ãƒ»å¯¾ç§°ãƒ»å‘¨è¾ºãƒã‚¤ã‚ºæºã‹ã‚‰éš”é›¢ã€‚  
- **é«˜é€Ÿãƒã‚¹**: ãƒã‚¹é–“ skewã€ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã«ã‚ˆã‚‹ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¤œè¨¼ã€‚  
- **EMI/EMC**: ãƒªã‚¿ãƒ¼ãƒ³ãƒ‘ã‚¹åˆ¶å¾¡ãƒ»ãƒ•ã‚§ãƒ©ãƒ“ãƒ¼ã‚ºæ´»ç”¨ãƒ»ã‚·ãƒ¼ãƒ«ãƒ‰å¼·åŒ–ã€‚  

---

## ğŸ“ å›½éš›è¦æ ¼ / Standards
- **IPC-2221**: æ±ç”¨PCBè¨­è¨ˆè¦æ ¼  
- **IPC-2141**: ä¼é€ç·šè·¯è¨­è¨ˆã‚¬ã‚¤ãƒ‰ãƒ©ã‚¤ãƒ³  
- **JEDEC JESD-8**: é«˜é€ŸI/Oè¦æ ¼ã«åŸºã¥ãé…ç·šè¨­è¨ˆ  
- **IEC 61000**: EMC é©åˆæ€§åŸºæº–  

---

## ğŸ¯ å­¦ç¿’ç›®æ¨™ / Learning Goals
- é«˜é€Ÿä¿¡å·ã¨é›»æºé…ç·šã®æœ€é©åŒ–ãƒ«ãƒ¼ãƒ«ã‚’ç†è§£ã™ã‚‹ã€‚  
  *Understand optimization rules for high-speed signal and power routing.*  
- å·®å‹•é…ç·šãƒ»ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡ã®å®Ÿè£…ã‚’ç¿’å¾—ã™ã‚‹ã€‚  
  *Learn implementation of differential pairs and impedance control.*  
- EMI/EMC å¯¾ç­–ã‚’è¸ã¾ãˆãŸå¤šå±¤é…ç·šè¨­è¨ˆã‚’å®Ÿè·µã§ãã‚‹ã€‚  
  *Apply multi-layer routing with EMI/EMC considerations.*  

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links
- [ğŸ“‘ Stackup](./stackup.md)  
- [ğŸ“ Design Rules](./design_rules.md)  
- [ğŸ•³ Via Design](./via-design.md)  
- [âœ… Validation](./validation.md)  

---

## â¬†ï¸ Back to PCB
[![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/)  
[![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/PCB)
