design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/jure/Projekti/rvj1-caravel-soc-mpw7/openlane/rvj1_caravel_soc,rvj1_caravel_soc,22_08_08_15_19,flow completed,0h23m52s0ms,0h15m9s0ms,-3.2258064516129035,0.435247930425,-1,31.78,2526.5,-1,0,0,0,0,0,0,0,82,0,-1,-1,847771,119173,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,696698637.0,0.0,59.71,53.71,23.24,33.46,-1,10574,17639,543,7245,0,0,0,12861,324,14,462,298,2444,132,65,3765,2437,2403,41,472,5831,0,6303,412805.9136,0.00144,0.000513,0.000105,0.00182,0.000661,1.11e-07,0.00209,0.000783,1.68e-07,54.81,101.0,9.900990099009901,100,AREA 2,5,31,1,153.6,153.18,0.33,0.3,sky130_fd_sc_hd,2,4
