INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_blk_mem_gen_0_0/sim/mpram_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpram_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_xbar_0/sim/mpram_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpram_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_s00_data_fifo_0/sim/mpram_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpram_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_s01_data_fifo_0/sim/mpram_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpram_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/bd/mpram/mpram/sim/mpram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1HQ7SPI
INFO: [VRFC 10-311] analyzing module mpram
INFO: [VRFC 10-311] analyzing module mpram_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_164OB99
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_CT92C5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/src/calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/src/loader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/src/router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/src/sc_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zynq_test/project_2/project_2.srcs/sources_1/calc/src/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zynq_test/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
