$date
	Mon Sep 11 21:41:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ripple_carry_adder_4bit_testbench $end
$var wire 4 ! S [3:0] $end
$var wire 1 " CO $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % CI $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % CI $end
$var wire 4 ( S [3:0] $end
$var wire 1 " CO $end
$var wire 1 ) C3 $end
$var wire 1 * C2 $end
$var wire 1 + C1 $end
$scope module u0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % ci $end
$var reg 1 + co $end
$var reg 1 . s $end
$upscope $end
$scope module u1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + ci $end
$var reg 1 * co $end
$var reg 1 1 s $end
$upscope $end
$scope module u2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * ci $end
$var reg 1 ) co $end
$var reg 1 4 s $end
$upscope $end
$scope module u3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) ci $end
$var reg 1 " co $end
$var reg 1 7 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
11
10
0/
1.
0-
1,
0+
0*
0)
b11 (
b10 '
b1 &
0%
b10 $
b1 #
0"
b11 !
$end
#10
17
b1001 !
b1001 (
01
1)
00
13
12
b100 $
b100 '
b101 #
b101 &
#20
14
1*
11
1+
b1110 !
b1110 (
0.
10
1/
1%
b110 $
b110 '
b111 #
b111 &
#30
