$date
	Sat Oct 22 21:20:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#821168
b1000 !
1"
#821170
b1000 &
b1000 %
1$
#821171
0"
#821174
b100 &
b100 %
#821178
b10 &
b10 %
#821182
b1 &
1#
b1 %
#821186
b0 &
b0 %
0#
0$
#1779323
b1101 !
1"
#1779326
b1101 &
b1101 %
1$
#1779327
0"
#1779330
b101000 &
b101000 %
#1779334
b10100 &
b10100 %
#1779338
b1010 &
b1010 %
#1779342
b101 &
b101 %
#1779346
b10000 &
b10000 %
#1779350
b1000 &
b1000 %
#1779354
b100 &
b100 %
#1779358
b10 &
b10 %
#1779362
b1 &
b1 %
1#
#1779366
b0 &
0#
b0 %
0$
#2735882
b10111 &
b10111 %
1$
b10111 !
1"
#2735883
0"
#2735886
b1000110 &
b1000110 %
#2735890
b100011 &
b100011 %
#2735894
b1101010 &
b1101010 %
#2735898
b110101 &
b110101 %
#2735902
b10100000 &
b10100000 %
#2735906
b1010000 &
b1010000 %
#2735910
b101000 &
b101000 %
#2735914
b10100 &
b10100 %
#2735918
b1010 &
b1010 %
#2735922
b101 &
b101 %
#2735926
b10000 &
b10000 %
#2735930
b1000 &
b1000 %
#2735934
b100 &
b100 %
#2735938
b10 &
b10 %
#2735942
b1 &
1#
b1 %
#2735946
b0 &
b0 %
0#
0$
#4500012
