module partsel_00371(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [6:28] x4;
  wire signed [24:7] x5;
  wire [29:5] x6;
  wire [25:4] x7;
  wire signed [6:26] x8;
  wire [25:1] x9;
  wire [29:0] x10;
  wire [30:5] x11;
  wire [24:7] x12;
  wire [27:0] x13;
  wire [25:6] x14;
  wire [29:5] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [24:3] p0 = 710232725;
  localparam [27:4] p1 = 796667917;
  localparam [5:25] p2 = 764805725;
  localparam [26:7] p3 = 7764777;
  assign x4 = p0[28 + s2 +: 3];
  assign x5 = p3[4 + s2 -: 6];
  assign x6 = (p1[17 +: 4] | ({p1[18 + s2 +: 8], {{x3, p0[31 + s3 +: 8]}, {p0[15 +: 2], p0[21 + s0 -: 5]}}} - (x2[4 + s1 +: 6] & p2)));
  assign x7 = ({{2{{{2{p3[14 +: 3]}}, x2}}}, {2{x1}}} - x1[17]);
  assign x8 = p1[12 +: 1];
  assign x9 = {x2[26 + s1 +: 3], (x6[6 + s1 +: 5] + x4[15])};
  assign x10 = {(x9[13] + (((!ctrl[1] || !ctrl[1] || ctrl[0] ? p3[22] : p2[13]) & p1[19 + s3 -: 1]) + (p3 ^ x7[8 + s1]))), x1[19 + s3 +: 8]};
  assign x11 = {2{p2}};
  assign x12 = p0[15 -: 4];
  assign x13 = p2[29 + s0 -: 1];
  assign x14 = (!ctrl[3] && !ctrl[3] || !ctrl[2] ? x12[19 + s2] : ((p1[8] ^ {2{{x8[10 +: 1], (p2[16 +: 3] - p0[20 + s0 +: 1])}}}) + p1));
  assign x15 = x1[17 +: 4];
  assign y0 = {2{(p3 - p3[12 +: 3])}};
  assign y1 = x8;
  assign y2 = x4[13 + s2];
  assign y3 = (((!ctrl[1] && !ctrl[2] && ctrl[1] ? {(ctrl[2] && ctrl[1] || ctrl[0] ? p2 : x6[11]), (x4[16 +: 3] - x10[29 + s2 -: 8])} : x12[19 -: 1]) - p1[8 +: 3]) ^ (p2[12 -: 3] + p3[26 + s0 -: 3]));
endmodule
