Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Acads/6th Sem/vlsilab/Xillinx/Final Submission/Project1_Cart2Polar9Bit/Main_Main_sch_tb_isim_par.exe -prj E:/Acads/6th Sem/vlsilab/Xillinx/Final Submission/Project1_Cart2Polar9Bit/Main_Main_sch_tb_par.prj work.Main_Main_sch_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Acads/6th Sem/vlsilab/Xillinx/Final Submission/Project1_Cart2Polar9Bit/netgen/par/Main_timesim.v" into library work
Analyzing Verilog file "E:/Acads/6th Sem/vlsilab/Xillinx/Final Submission/Project1_Cart2Polar9Bit/Main_test_FF.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_BUF
Compiling module X_XOR2
Compiling module mux
Compiling module X_MUX2
Compiling module X_INV(LOC="SLICE_X0Y43")
Compiling module X_ZERO
Compiling module X_AND2
Compiling module X_ONE
Compiling module X_LUT4(INIT=16'b0111100001111)
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module ffsrce
Compiling module X_FF
Compiling module X_BUFGMUX(LOC="BUFGMUX_X2Y10")
Compiling module X_IPAD
Compiling module Main
Compiling module Main_Main_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 909 Verilog Units
Built simulation executable E:/Acads/6th Sem/vlsilab/Xillinx/Final Submission/Project1_Cart2Polar9Bit/Main_Main_sch_tb_isim_par.exe
Fuse Memory Usage: 36728 KB
Fuse CPU Usage: 2406 ms
