# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Ejemplo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ChuzGallagher/Documents/VLSI/P2/Ejemplo/Ejemplo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:16 on Sep 04,2019
# vcom -reportprogress 300 -93 -work work C:/Users/ChuzGallagher/Documents/VLSI/P2/Ejemplo/Ejemplo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Ejemplo
# -- Compiling architecture RTL of Ejemplo
# End time: 15:04:17 on Sep 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.ejemplo(rtl)
# vsim work.ejemplo(rtl) 
# Start time: 15:04:28 on Sep 04,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ejemplo(rtl)
vsim work.ejemplo(rtl)
# End time: 15:04:51 on Sep 04,2019, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim work.ejemplo(rtl) 
# Start time: 15:04:51 on Sep 04,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ejemplo(rtl)
vsim work.ejemplo(rtl)
# End time: 15:05:01 on Sep 04,2019, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim work.ejemplo(rtl) 
# Start time: 15:05:01 on Sep 04,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ejemplo(rtl)
vsim work.ejemplo(rtl)
# End time: 15:05:08 on Sep 04,2019, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.ejemplo(rtl) 
# Start time: 15:05:08 on Sep 04,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ejemplo(rtl)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/ejemplo/RST \
sim:/ejemplo/DIR \
sim:/ejemplo/MCLK \
sim:/ejemplo/LEDS \
sim:/ejemplo/corrimiento
force -freeze sim:/ejemplo/RST 0 0
force -freeze sim:/ejemplo/DIR 0 0
force -freeze sim:/ejemplo/MCLK 1 0, 0 {50 ps} -r 100
run
run
# End time: 15:13:30 on Sep 04,2019, Elapsed time: 0:08:22
# Errors: 1, Warnings: 0
