{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544100629638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544100629645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 07:50:29 2018 " "Processing started: Thu Dec 06 07:50:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544100629645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100629645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off graphics -c graphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off graphics -c graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100629645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544100630478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544100630480 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "countdown.v(24) " "Verilog HDL Event Control warning at countdown.v(24): Event Control contains a complex event expression" {  } { { "countdown.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100644899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644903 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type processor.v(128) " "Verilog HDL Declaration warning at processor.v(128): \"type\" is SystemVerilog-2005 keyword" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 128 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100644905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G add32.v(3) " "Verilog HDL Declaration information at add32.v(3): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "add32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100644908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P add32.v(3) " "Verilog HDL Declaration information at add32.v(3): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "add32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100644908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZERO zero alu.v(8) " "Verilog HDL Declaration information at alu.v(8): object \"ZERO\" differs only in case from object \"zero\" in the same scope" {  } { { "alu.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100644910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/and32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth.v 1 1 " "Found 1 design units, including 1 entities, in source file booth.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "booth.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/booth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_ctrl " "Found entity 1: booth_ctrl" {  } { { "booth_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/booth_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "borders.v 1 1 " "Found 1 design units, including 1 entities, in source file borders.v" { { "Info" "ISGN_ENTITY_NAME" "1 borders " "Found entity 1: borders" {  } { { "borders.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/borders.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_ctrl " "Found entity 1: branch_ctrl" {  } { { "branch_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/branch_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_ctrl " "Found entity 1: bypass_ctrl" {  } { { "bypass_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/bypass_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "cla_8bit.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/cla_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_16.v 1 1 " "Found 1 design units, including 1 entities, in source file count_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_16 " "Found entity 1: count_16" {  } { { "count_16.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/count_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dffw dffW count_32.v(43) " "Verilog HDL Declaration information at count_32.v(43): object \"dffw\" differs only in case from object \"dffW\" in the same scope" {  } { { "count_32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/count_32.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100644933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_32.v 1 1 " "Found 1 design units, including 1 entities, in source file count_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_32 " "Found entity 1: count_32" {  } { { "count_32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/count_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644933 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type decode_inst_type.v(8) " "Verilog HDL Declaration warning at decode_inst_type.v(8): \"type\" is SystemVerilog-2005 keyword" {  } { { "decode_inst_type.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decode_inst_type.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100644936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_inst_type.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_inst_type.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_inst_type " "Found entity 1: decode_inst_type" {  } { { "decode_inst_type.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decode_inst_type.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx.v 1 1 " "Found 1 design units, including 1 entities, in source file dx.v" { { "Info" "ISGN_ENTITY_NAME" "1 DX " "Found entity 1: DX" {  } { { "DX.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644946 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type DX_control.v(4) " "Verilog HDL Declaration warning at DX_control.v(4): \"type\" is SystemVerilog-2005 keyword" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(32) " "Verilog HDL warning at DX_control.v(32): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(33) " "Verilog HDL warning at DX_control.v(33): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(34) " "Verilog HDL warning at DX_control.v(34): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(35) " "Verilog HDL warning at DX_control.v(35): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(37) " "Verilog HDL warning at DX_control.v(37): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(40) " "Verilog HDL warning at DX_control.v(40): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(42) " "Verilog HDL warning at DX_control.v(42): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(44) " "Verilog HDL warning at DX_control.v(44): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(46) " "Verilog HDL warning at DX_control.v(46): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dx_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DX_control " "Found entity 1: DX_control" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fade_block.v 1 1 " "Found 1 design units, including 1 entities, in source file fade_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 fade_block " "Found entity 1: fade_block" {  } { { "fade_block.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/fade_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.v 1 1 " "Found 1 design units, including 1 entities, in source file fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "FD.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644954 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type FD_control.v(3) " "Verilog HDL Declaration warning at FD_control.v(3): \"type\" is SystemVerilog-2005 keyword" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100644955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_control.v(24) " "Verilog HDL warning at FD_control.v(24): extended using \"x\" or \"z\"" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_control.v(25) " "Verilog HDL warning at FD_control.v(25): extended using \"x\" or \"z\"" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_control.v(26) " "Verilog HDL warning at FD_control.v(26): extended using \"x\" or \"z\"" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_control.v(27) " "Verilog HDL warning at FD_control.v(27): extended using \"x\" or \"z\"" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_control " "Found entity 1: FD_control" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hogwarts_logo.v 1 1 " "Found 1 design units, including 1 entities, in source file hogwarts_logo.v" { { "Info" "ISGN_ENTITY_NAME" "1 hogwarts_logo " "Found entity 1: hogwarts_logo" {  } { { "hogwarts_logo.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/hogwarts_logo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huff.v 1 1 " "Found 1 design units, including 1 entities, in source file huff.v" { { "Info" "ISGN_ENTITY_NAME" "1 huff " "Found entity 1: huff" {  } { { "huff.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/huff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZERO zero mini_ALU.v(7) " "Verilog HDL Declaration information at mini_ALU.v(7): object \"ZERO\" differs only in case from object \"zero\" in the same scope" {  } { { "mini_ALU.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100644964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini_ALU " "Found entity 1: mini_ALU" {  } { { "mini_ALU.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minidecode.v 1 1 " "Found 1 design units, including 1 entities, in source file minidecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 minidecode " "Found entity 1: minidecode" {  } { { "minidecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/minidecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MULT_out mult_out multdiv.v(5) " "Verilog HDL Declaration information at multdiv.v(5): object \"MULT_out\" differs only in case from object \"mult_out\" in the same scope" {  } { { "multdiv.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100644972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIV_out div_out multdiv.v(5) " "Verilog HDL Declaration information at multdiv.v(5): object \"DIV_out\" differs only in case from object \"div_out\" in the same scope" {  } { { "multdiv.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100644972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_ctrl " "Found entity 1: multdiv_ctrl" {  } { { "multdiv_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux31 " "Found entity 1: mux31" {  } { { "mux31.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw.v 1 1 " "Found 1 design units, including 1 entities, in source file mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 MW " "Found entity 1: MW" {  } { { "MW.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644982 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type MW_control.v(6) " "Verilog HDL Declaration warning at MW_control.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100644984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MW_control.v(27) " "Verilog HDL warning at MW_control.v(27): extended using \"x\" or \"z\"" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644985 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MW_control.v(28) " "Verilog HDL warning at MW_control.v(28): extended using \"x\" or \"z\"" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644985 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MW_control.v(29) " "Verilog HDL warning at MW_control.v(29): extended using \"x\" or \"z\"" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644985 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MW_control.v(30) " "Verilog HDL warning at MW_control.v(30): extended using \"x\" or \"z\"" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100644985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NOTnop notnop MW_control.v(15) " "Verilog HDL Declaration information at MW_control.v(15): object \"NOTnop\" differs only in case from object \"notnop\" in the same scope" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100644985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mw_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 MW_control " "Found entity 1: MW_control" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytri32.v 1 1 " "Found 1 design units, including 1 entities, in source file mytri32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mytri32 " "Found entity 1: mytri32" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file next_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc " "Found entity 1: next_pc" {  } { { "next_pc.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/next_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/not32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notzero.v 1 1 " "Found 1 design units, including 1 entities, in source file notzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 notZero " "Found entity 1: notZero" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file opdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecode " "Found entity 1: opdecode" {  } { { "opdecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opdecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandszero.v 1 1 " "Found 1 design units, including 1 entities, in source file operandszero.v" { { "Info" "ISGN_ENTITY_NAME" "1 operandsZero " "Found entity 1: operandsZero" {  } { { "operandsZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/operandsZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100644999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100644999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/or32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.v 1 1 " "Found 1 design units, including 1 entities, in source file register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register31.v 1 1 " "Found 1 design units, including 1 entities, in source file register31.v" { { "Info" "ISGN_ENTITY_NAME" "1 register31 " "Found entity 1: register31" {  } { { "register31.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.v 1 1 " "Found 1 design units, including 1 entities, in source file register32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_div.v 1 1 " "Found 1 design units, including 1 entities, in source file register64_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 register64_div " "Found entity 1: register64_div" {  } { { "register64_div.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register64_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file register64_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 register64_mult " "Found entity 1: register64_mult" {  } { { "register64_mult.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register64_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file scorecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreCalc " "Found entity 1: scoreCalc" {  } { { "scoreCalc.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoretodigits.v 1 1 " "Found 1 design units, including 1 entities, in source file scoretodigits.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreToDigits " "Found entity 1: scoreToDigits" {  } { { "scoreToDigits.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreToDigits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_32bit_leftby_1.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_32bit_leftby_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_32bit_leftby_1 " "Found entity 1: shift_32bit_leftby_1" {  } { { "shift_32bit_leftby_1.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/shift_32bit_leftby_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll32.v 1 1 " "Found 1 design units, including 1 entities, in source file sll32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll32 " "Found entity 1: sll32" {  } { { "sll32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sll32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra32.v 1 1 " "Found 1 design units, including 1 entities, in source file sra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra32 " "Found entity 1: sra32" {  } { { "sra32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sra32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file stall_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall_logic " "Found entity 1: stall_logic" {  } { { "stall_logic.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/stall_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum32.v 1 1 " "Found 1 design units, including 1 entities, in source file sum32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum32 " "Found entity 1: sum32" {  } { { "sum32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sum32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm.v 1 1 " "Found 1 design units, including 1 entities, in source file xm.v" { { "Info" "ISGN_ENTITY_NAME" "1 XM " "Found entity 1: XM" {  } { { "XM.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/XM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm_control.v 1 1 " "Found 1 design units, including 1 entities, in source file xm_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 XM_control " "Found entity 1: XM_control" {  } { { "XM_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/XM_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "xor32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/xor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorb.v 1 1 " "Found 1 design units, including 1 entities, in source file xorb.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorB " "Found entity 1: xorB" {  } { { "xorB.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/xorB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opening.v 1 1 " "Found 1 design units, including 1 entities, in source file opening.v" { { "Info" "ISGN_ENTITY_NAME" "1 opening " "Found entity 1: opening" {  } { { "opening.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opening.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645051 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(297) " "Verilog HDL warning at vga_controller.v(297): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(299) " "Verilog HDL warning at vga_controller.v(299): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 299 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(300) " "Verilog HDL warning at vga_controller.v(300): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(302) " "Verilog HDL warning at vga_controller.v(302): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 302 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(303) " "Verilog HDL warning at vga_controller.v(303): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 303 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(304) " "Verilog HDL warning at vga_controller.v(304): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(305) " "Verilog HDL warning at vga_controller.v(305): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(307) " "Verilog HDL warning at vga_controller.v(307): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 307 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(357) " "Verilog HDL warning at vga_controller.v(357): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 357 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(358) " "Verilog HDL warning at vga_controller.v(358): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 358 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(359) " "Verilog HDL warning at vga_controller.v(359): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(360) " "Verilog HDL warning at vga_controller.v(360): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 360 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(361) " "Verilog HDL warning at vga_controller.v(361): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 361 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(362) " "Verilog HDL warning at vga_controller.v(362): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 362 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(364) " "Verilog HDL warning at vga_controller.v(364): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 364 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(365) " "Verilog HDL warning at vga_controller.v(365): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 365 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(366) " "Verilog HDL warning at vga_controller.v(366): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 366 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(367) " "Verilog HDL warning at vga_controller.v(367): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 367 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(368) " "Verilog HDL warning at vga_controller.v(368): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 368 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(369) " "Verilog HDL warning at vga_controller.v(369): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 369 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(371) " "Verilog HDL warning at vga_controller.v(371): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 371 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(372) " "Verilog HDL warning at vga_controller.v(372): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(373) " "Verilog HDL warning at vga_controller.v(373): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 373 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(374) " "Verilog HDL warning at vga_controller.v(374): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 374 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(375) " "Verilog HDL warning at vga_controller.v(375): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 375 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(376) " "Verilog HDL warning at vga_controller.v(376): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 376 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(378) " "Verilog HDL warning at vga_controller.v(378): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(379) " "Verilog HDL warning at vga_controller.v(379): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 379 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(380) " "Verilog HDL warning at vga_controller.v(380): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 380 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(381) " "Verilog HDL warning at vga_controller.v(381): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 381 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(382) " "Verilog HDL warning at vga_controller.v(382): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 382 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(383) " "Verilog HDL warning at vga_controller.v(383): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 383 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(386) " "Verilog HDL warning at vga_controller.v(386): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(387) " "Verilog HDL warning at vga_controller.v(387): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 387 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(388) " "Verilog HDL warning at vga_controller.v(388): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(389) " "Verilog HDL warning at vga_controller.v(389): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 389 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(391) " "Verilog HDL warning at vga_controller.v(391): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(392) " "Verilog HDL warning at vga_controller.v(392): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 392 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(393) " "Verilog HDL warning at vga_controller.v(393): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 393 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(442) " "Verilog HDL warning at vga_controller.v(442): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 442 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(444) " "Verilog HDL warning at vga_controller.v(444): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 444 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(446) " "Verilog HDL warning at vga_controller.v(446): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 446 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(447) " "Verilog HDL warning at vga_controller.v(447): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 447 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(449) " "Verilog HDL warning at vga_controller.v(449): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 449 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(450) " "Verilog HDL warning at vga_controller.v(450): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(451) " "Verilog HDL warning at vga_controller.v(451): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 451 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645057 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(452) " "Verilog HDL warning at vga_controller.v(452): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 452 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645057 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(454) " "Verilog HDL warning at vga_controller.v(454): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 454 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645057 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(456) " "Verilog HDL warning at vga_controller.v(456): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 456 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645057 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(459) " "Verilog HDL warning at vga_controller.v(459): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 459 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645057 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(461) " "Verilog HDL warning at vga_controller.v(461): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 461 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645057 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(464) " "Verilog HDL warning at vga_controller.v(464): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 464 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 graphics.v(28) " "Verilog HDL Declaration information at graphics.v(28): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100645080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 graphics.v(27) " "Verilog HDL Declaration information at graphics.v(27): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100645080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645083 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cursor.v " "Can't analyze file -- file cursor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544100645091 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "two_by_two.v " "Can't analyze file -- file two_by_two.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544100645097 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(223) " "Verilog HDL warning at four_by_four.v(223): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 223 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(224) " "Verilog HDL warning at four_by_four.v(224): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(225) " "Verilog HDL warning at four_by_four.v(225): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(226) " "Verilog HDL warning at four_by_four.v(226): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 226 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(228) " "Verilog HDL warning at four_by_four.v(228): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(229) " "Verilog HDL warning at four_by_four.v(229): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(230) " "Verilog HDL warning at four_by_four.v(230): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 230 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(231) " "Verilog HDL warning at four_by_four.v(231): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(233) " "Verilog HDL warning at four_by_four.v(233): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(235) " "Verilog HDL warning at four_by_four.v(235): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_by_four.v 1 1 " "Found 1 design units, including 1 entities, in source file four_by_four.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_by_four " "Found entity 1: four_by_four" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sparkle.v(26) " "Verilog HDL information at sparkle.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544100645104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sparkle.v 1 1 " "Found 1 design units, including 1 entities, in source file sparkle.v" { { "Info" "ISGN_ENTITY_NAME" "1 sparkle " "Found entity 1: sparkle" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crests.v 1 1 " "Found 1 design units, including 1 entities, in source file crests.v" { { "Info" "ISGN_ENTITY_NAME" "1 crests " "Found entity 1: crests" {  } { { "crests.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crests.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645108 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(29) " "Verilog HDL warning at crest.v(29): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(30) " "Verilog HDL warning at crest.v(30): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(33) " "Verilog HDL warning at crest.v(33): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(34) " "Verilog HDL warning at crest.v(34): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(37) " "Verilog HDL warning at crest.v(37): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(38) " "Verilog HDL warning at crest.v(38): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(41) " "Verilog HDL warning at crest.v(41): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(42) " "Verilog HDL warning at crest.v(42): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(45) " "Verilog HDL warning at crest.v(45): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(49) " "Verilog HDL warning at crest.v(49): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(50) " "Verilog HDL warning at crest.v(50): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(53) " "Verilog HDL warning at crest.v(53): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(54) " "Verilog HDL warning at crest.v(54): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(57) " "Verilog HDL warning at crest.v(57): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(58) " "Verilog HDL warning at crest.v(58): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(61) " "Verilog HDL warning at crest.v(61): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(62) " "Verilog HDL warning at crest.v(62): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(65) " "Verilog HDL warning at crest.v(65): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(69) " "Verilog HDL warning at crest.v(69): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(70) " "Verilog HDL warning at crest.v(70): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(73) " "Verilog HDL warning at crest.v(73): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(74) " "Verilog HDL warning at crest.v(74): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(77) " "Verilog HDL warning at crest.v(77): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(78) " "Verilog HDL warning at crest.v(78): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(81) " "Verilog HDL warning at crest.v(81): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(82) " "Verilog HDL warning at crest.v(82): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crest.v 1 1 " "Found 1 design units, including 1 entities, in source file crest.v" { { "Info" "ISGN_ENTITY_NAME" "1 crest " "Found entity 1: crest" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbers.v 1 1 " "Found 1 design units, including 1 entities, in source file numbers.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers " "Found entity 1: numbers" {  } { { "numbers.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/numbers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645114 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(19) " "Verilog HDL warning at number.v(19): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(20) " "Verilog HDL warning at number.v(20): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(21) " "Verilog HDL warning at number.v(21): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(22) " "Verilog HDL warning at number.v(22): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(23) " "Verilog HDL warning at number.v(23): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(24) " "Verilog HDL warning at number.v(24): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file get_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_ready " "Found entity 1: get_ready" {  } { { "get_ready.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/get_ready.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_is_up.v 1 1 " "Found 1 design units, including 1 entities, in source file time_is_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_is_up " "Found entity 1: time_is_up" {  } { { "time_is_up.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_is_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter.v 1 1 " "Found 1 design units, including 1 entities, in source file letter.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter " "Found entity 1: letter" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645125 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(13) " "Verilog HDL warning at house_cup.v(13): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(14) " "Verilog HDL warning at house_cup.v(14): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(15) " "Verilog HDL warning at house_cup.v(15): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(16) " "Verilog HDL warning at house_cup.v(16): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(17) " "Verilog HDL warning at house_cup.v(17): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645128 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "house_cup.v(39) " "Verilog HDL syntax warning at house_cup.v(39): extra block comment delimiter characters /* within block comment" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 39 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1544100645128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "house_cup.v 1 1 " "Found 1 design units, including 1 entities, in source file house_cup.v" { { "Info" "ISGN_ENTITY_NAME" "1 house_cup " "Found entity 1: house_cup" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letters.v 1 1 " "Found 1 design units, including 1 entities, in source file letters.v" { { "Info" "ISGN_ENTITY_NAME" "1 letters " "Found entity 1: letters" {  } { { "letters.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letters.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(28) " "Verilog HDL warning at leaderboard.v(28): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(29) " "Verilog HDL warning at leaderboard.v(29): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(30) " "Verilog HDL warning at leaderboard.v(30): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(31) " "Verilog HDL warning at leaderboard.v(31): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaderboard.v 1 1 " "Found 1 design units, including 1 entities, in source file leaderboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 leaderboard " "Found entity 1: leaderboard" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "border.v 1 1 " "Found 1 design units, including 1 entities, in source file border.v" { { "Info" "ISGN_ENTITY_NAME" "1 border " "Found entity 1: border" {  } { { "border.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/border.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645137 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "screenTimer.v(65) " "Verilog HDL error at screenTimer.v(65): constant value overflow" {  } { { "screenTimer.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/screenTimer.v" 65 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1544100645139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screentimer.v 1 1 " "Found 1 design units, including 1 entities, in source file screentimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenTimer " "Found entity 1: screenTimer" {  } { { "screenTimer.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/screenTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sparkles.v 1 1 " "Found 1 design units, including 1 entities, in source file sparkles.v" { { "Info" "ISGN_ENTITY_NAME" "1 sparkles " "Found entity 1: sparkles" {  } { { "sparkles.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkles.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645142 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(21) " "Verilog HDL warning at snitch.v(21): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(22) " "Verilog HDL warning at snitch.v(22): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(23) " "Verilog HDL warning at snitch.v(23): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100645145 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "snitch.v(33) " "Verilog HDL Event Control warning at snitch.v(33): Event Control contains a complex event expression" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 33 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100645145 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(191) " "Verilog HDL Expression warning at snitch.v(191): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544100645145 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(199) " "Verilog HDL Expression warning at snitch.v(199): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544100645145 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(207) " "Verilog HDL Expression warning at snitch.v(207): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 207 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544100645145 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(215) " "Verilog HDL Expression warning at snitch.v(215): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544100645145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snitch.v 1 1 " "Found 1 design units, including 1 entities, in source file snitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 snitch " "Found entity 1: snitch" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snitched.v 1 1 " "Found 1 design units, including 1 entities, in source file snitched.v" { { "Info" "ISGN_ENTITY_NAME" "1 snitched " "Found entity 1: snitched" {  } { { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_trace.v 1 1 " "Found 1 design units, including 1 entities, in source file display_trace.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_trace " "Found entity 1: display_trace" {  } { { "display_trace.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/display_trace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645151 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "broom.v(25) " "Verilog HDL Event Control warning at broom.v(25): Event Control contains a complex event expression" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 25 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100645154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "broom.v 1 1 " "Found 1 design units, including 1 entities, in source file broom.v" { { "Info" "ISGN_ENTITY_NAME" "1 broom " "Found entity 1: broom" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "broomstick.v 1 1 " "Found 1 design units, including 1 entities, in source file broomstick.v" { { "Info" "ISGN_ENTITY_NAME" "1 broomstick " "Found entity 1: broomstick" {  } { { "broomstick.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broomstick.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645157 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "time_turner.v(24) " "Verilog HDL Event Control warning at time_turner.v(24): Event Control contains a complex event expression" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100645159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_turner.v 1 1 " "Found 1 design units, including 1 entities, in source file time_turner.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_turner " "Found entity 1: time_turner" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_turn.v 1 1 " "Found 1 design units, including 1 entities, in source file time_turn.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_turn " "Found entity 1: time_turn" {  } { { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turn.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645162 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lightning.v(24) " "Verilog HDL Event Control warning at lightning.v(24): Event Control contains a complex event expression" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100645164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightning.v 1 1 " "Found 1 design units, including 1 entities, in source file lightning.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightning " "Found entity 1: lightning" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightnin.v 1 1 " "Found 1 design units, including 1 entities, in source file lightnin.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightnin " "Found entity 1: lightnin" {  } { { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightnin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645167 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/countdown.v " "Can't analyze file -- file output_files/countdown.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544100645171 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "trace_change.v(22) " "Verilog HDL Event Control warning at trace_change.v(22): Event Control contains a complex event expression" {  } { { "trace_change.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/trace_change.v" 22 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100645173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trace_change.v(22) " "Verilog HDL information at trace_change.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "trace_change.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/trace_change.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544100645173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trace_change.v 1 1 " "Found 1 design units, including 1 entities, in source file trace_change.v" { { "Info" "ISGN_ENTITY_NAME" "1 trace_change " "Found entity 1: trace_change" {  } { { "trace_change.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/trace_change.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wand_animation.v 1 1 " "Found 1 design units, including 1 entities, in source file wand_animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 wand_animation " "Found entity 1: wand_animation" {  } { { "wand_animation.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/wand_animation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wands.v 1 1 " "Found 1 design units, including 1 entities, in source file wands.v" { { "Info" "ISGN_ENTITY_NAME" "1 wands " "Found entity 1: wands" {  } { { "wands.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/wands.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isNotEqual mini_ALU.v(44) " "Verilog HDL Implicit Net warning at mini_ALU.v(44): created implicit net for \"isNotEqual\"" {  } { { "mini_ALU.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_alu mult.v(38) " "Verilog HDL Implicit Net warning at mult.v(38): created implicit net for \"overflow_alu\"" {  } { { "mult.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_not_zero operandsZero.v(10) " "Verilog HDL Implicit Net warning at operandsZero.v(10): created implicit net for \"a_not_zero\"" {  } { { "operandsZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/operandsZero.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_not_zero operandsZero.v(11) " "Verilog HDL Implicit Net warning at operandsZero.v(11): created implicit net for \"b_not_zero\"" {  } { { "operandsZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/operandsZero.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result6 scoreToDigits.v(23) " "Verilog HDL Implicit Net warning at scoreToDigits.v(23): created implicit net for \"result6\"" {  } { { "scoreToDigits.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreToDigits.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock graphics.v(40) " "Verilog HDL Implicit Net warning at graphics.v(40): created implicit net for \"inclock\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inTrace graphics.v(65) " "Verilog HDL Implicit Net warning at graphics.v(65): created implicit net for \"inTrace\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leds graphics.v(73) " "Verilog HDL Implicit Net warning at graphics.v(73): created implicit net for \"leds\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST graphics.v(77) " "Verilog HDL Implicit Net warning at graphics.v(77): created implicit net for \"DLY_RST\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK graphics.v(78) " "Verilog HDL Implicit Net warning at graphics.v(78): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK graphics.v(78) " "Verilog HDL Implicit Net warning at graphics.v(78): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trace_color_box display_trace.v(117) " "Verilog HDL Implicit Net warning at display_trace.v(117): created implicit net for \"trace_color_box\"" {  } { { "display_trace.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/display_trace.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "graphics " "Elaborating entity \"graphics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544100645672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds graphics.v(73) " "Verilog HDL or VHDL warning at graphics.v(73): object \"leds\" assigned a value but never read" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544100645673 "|graphics"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 graphics.v(73) " "Verilog HDL assignment warning at graphics.v(73): truncated value with size 8 to match size of target (1)" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100645675 "|graphics"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC graphics.v(22) " "Output port \"VGA_SYNC\" at graphics.v(22) has no driver" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544100645676 "|graphics"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "graphics.v" "div" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100645791 ""}  } { { "pll.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100645791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100645876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100645876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenTimer screenTimer:timez " "Elaborating entity \"screenTimer\" for hierarchy \"screenTimer:timez\"" {  } { { "graphics.v" "timez" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_game_time screenTimer.v(17) " "Verilog HDL or VHDL warning at screenTimer.v(17): object \"current_game_time\" assigned a value but never read" {  } { { "screenTimer.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/screenTimer.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544100645881 "|graphics|screenTimer:timez"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeleton skeleton:processor " "Elaborating entity \"skeleton\" for hierarchy \"skeleton:processor\"" {  } { { "graphics.v" "processor" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem skeleton:processor\|imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"skeleton:processor\|imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100645916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_outputs/scoring2.mif " "Parameter \"init_file\" = \"./mif_outputs/scoring2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646013 ""}  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100646013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lib1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lib1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lib1 " "Found entity 1: altsyncram_lib1" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100646096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100646096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lib1 skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated " "Elaborating entity \"altsyncram_lib1\" for hierarchy \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem skeleton:processor\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"skeleton:processor\|dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Users/Natalia/Documents/GitHub/pc4-nutellia/dmem.mif " "Parameter \"init_file\" = \"../../Users/Natalia/Documents/GitHub/pc4-nutellia/dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100646118 ""}  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100646118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akm1 " "Found entity 1: altsyncram_akm1" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100646179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100646179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akm1 skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated " "Elaborating entity \"altsyncram_akm1\" for hierarchy \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile skeleton:processor\|regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"skeleton:processor\|regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder skeleton:processor\|regfile:my_regfile\|decoder:decode_readA " "Elaborating entity \"decoder\" for hierarchy \"skeleton:processor\|regfile:my_regfile\|decoder:decode_readA\"" {  } { { "regfile.v" "decode_readA" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/regfile.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register skeleton:processor\|regfile:my_regfile\|register:reg0 " "Elaborating entity \"register\" for hierarchy \"skeleton:processor\|regfile:my_regfile\|register:reg0\"" {  } { { "regfile.v" "reg0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/regfile.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref skeleton:processor\|regfile:my_regfile\|register:reg0\|dffe_ref:dff_loop\[0\].dffe1 " "Elaborating entity \"dffe_ref\" for hierarchy \"skeleton:processor\|regfile:my_regfile\|register:reg0\|dffe_ref:dff_loop\[0\].dffe1\"" {  } { { "register.v" "dff_loop\[0\].dffe1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mytri32 skeleton:processor\|regfile:my_regfile\|mytri32:my_triA0 " "Elaborating entity \"mytri32\" for hierarchy \"skeleton:processor\|regfile:my_regfile\|mytri32:my_triA0\"" {  } { { "regfile.v" "my_triA0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/regfile.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor skeleton:processor\|processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"skeleton:processor\|processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_pc skeleton:processor\|processor:my_processor\|next_pc:npc " "Elaborating entity \"next_pc\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\"" {  } { { "processor.v" "npc" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mini_ALU skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1 " "Elaborating entity \"mini_ALU\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\"" {  } { { "next_pc.v" "add1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/next_pc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operandsZero skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|operandsZero:zero " "Elaborating entity \"operandsZero\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|operandsZero:zero\"" {  } { { "mini_ALU.v" "zero" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notZero skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|operandsZero:zero\|notZero:a0 " "Elaborating entity \"notZero\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|operandsZero:zero\|notZero:a0\"" {  } { { "operandsZero.v" "a0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/operandsZero.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minidecode skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|minidecode:op " "Elaborating entity \"minidecode\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|minidecode:op\"" {  } { { "mini_ALU.v" "op" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|and32:andab " "Elaborating entity \"and32\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|and32:andab\"" {  } { { "mini_ALU.v" "andab" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorB skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|xorB:bis " "Elaborating entity \"xorB\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|xorB:bis\"" {  } { { "mini_ALU.v" "bis" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|xor32:xorab " "Elaborating entity \"xor32\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|xor32:xorab\"" {  } { { "mini_ALU.v" "xorab" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab " "Elaborating entity \"add32\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\"" {  } { { "mini_ALU.v" "addab" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\|cla_8bit:add1 " "Elaborating entity \"cla_8bit\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\|cla_8bit:add1\"" {  } { { "add32.v" "add1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum32 skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\|sum32:SUMxor " "Elaborating entity \"sum32\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\|sum32:SUMxor\"" {  } { { "add32.v" "SUMxor" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 skeleton:processor\|processor:my_processor\|next_pc:npc\|mux21:jumpif " "Elaborating entity \"mux21\" for hierarchy \"skeleton:processor\|processor:my_processor\|next_pc:npc\|mux21:jumpif\"" {  } { { "next_pc.v" "jumpif" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/next_pc.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_inst_type skeleton:processor\|processor:my_processor\|decode_inst_type:op " "Elaborating entity \"decode_inst_type\" for hierarchy \"skeleton:processor\|processor:my_processor\|decode_inst_type:op\"" {  } { { "processor.v" "op" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD skeleton:processor\|processor:my_processor\|FD:fd " "Elaborating entity \"FD\" for hierarchy \"skeleton:processor\|processor:my_processor\|FD:fd\"" {  } { { "processor.v" "fd" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 skeleton:processor\|processor:my_processor\|FD:fd\|register32:pc " "Elaborating entity \"register32\" for hierarchy \"skeleton:processor\|processor:my_processor\|FD:fd\|register32:pc\"" {  } { { "FD.v" "pc" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop skeleton:processor\|processor:my_processor\|FD:fd\|register32:pc\|dflipflop:dff_loop\[0\].dff1 " "Elaborating entity \"dflipflop\" for hierarchy \"skeleton:processor\|processor:my_processor\|FD:fd\|register32:pc\|dflipflop:dff_loop\[0\].dff1\"" {  } { { "register32.v" "dff_loop\[0\].dff1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr dflipflop.v(3) " "Verilog HDL or VHDL warning at dflipflop.v(3): object \"pr\" assigned a value but never read" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544100646627 "|skeleton|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[0].dff1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_control skeleton:processor\|processor:my_processor\|FD_control:fd_ctrl " "Elaborating entity \"FD_control\" for hierarchy \"skeleton:processor\|processor:my_processor\|FD_control:fd_ctrl\"" {  } { { "processor.v" "fd_ctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend skeleton:processor\|processor:my_processor\|sign_extend:se_immediate " "Elaborating entity \"sign_extend\" for hierarchy \"skeleton:processor\|processor:my_processor\|sign_extend:se_immediate\"" {  } { { "processor.v" "se_immediate" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DX skeleton:processor\|processor:my_processor\|DX:dx " "Elaborating entity \"DX\" for hierarchy \"skeleton:processor\|processor:my_processor\|DX:dx\"" {  } { { "processor.v" "dx" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DX_control skeleton:processor\|processor:my_processor\|DX_control:dx_ctrl " "Elaborating entity \"DX_control\" for hierarchy \"skeleton:processor\|processor:my_processor\|DX_control:dx_ctrl\"" {  } { { "processor.v" "dx_ctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_ctrl skeleton:processor\|processor:my_processor\|branch_ctrl:branching " "Elaborating entity \"branch_ctrl\" for hierarchy \"skeleton:processor\|processor:my_processor\|branch_ctrl:branching\"" {  } { { "processor.v" "branching" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 skeleton:processor\|processor:my_processor\|mux31:muxA " "Elaborating entity \"mux31\" for hierarchy \"skeleton:processor\|processor:my_processor\|mux31:muxA\"" {  } { { "processor.v" "muxA" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu skeleton:processor\|processor:my_processor\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"skeleton:processor\|processor:my_processor\|alu:ALU\"" {  } { { "processor.v" "ALU" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opdecode skeleton:processor\|processor:my_processor\|alu:ALU\|opdecode:opc " "Elaborating entity \"opdecode\" for hierarchy \"skeleton:processor\|processor:my_processor\|alu:ALU\|opdecode:opc\"" {  } { { "alu.v" "opc" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 skeleton:processor\|processor:my_processor\|alu:ALU\|or32:orab " "Elaborating entity \"or32\" for hierarchy \"skeleton:processor\|processor:my_processor\|alu:ALU\|or32:orab\"" {  } { { "alu.v" "orab" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra32 skeleton:processor\|processor:my_processor\|alu:ALU\|sra32:sraa " "Elaborating entity \"sra32\" for hierarchy \"skeleton:processor\|processor:my_processor\|alu:ALU\|sra32:sraa\"" {  } { { "alu.v" "sraa" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll32 skeleton:processor\|processor:my_processor\|alu:ALU\|sll32:slla " "Elaborating entity \"sll32\" for hierarchy \"skeleton:processor\|processor:my_processor\|alu:ALU\|sll32:slla\"" {  } { { "alu.v" "slla" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv skeleton:processor\|processor:my_processor\|multdiv:md " "Elaborating entity \"multdiv\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\"" {  } { { "processor.v" "md" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply " "Elaborating entity \"mult\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\"" {  } { { "multdiv.v" "multiply" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646780 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "overflow_ALU 0 mult.v(12) " "Net \"overflow_ALU\" at mult.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "mult.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544100646781 "|skeleton|processor:my_processor|multdiv:md|mult:multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_32bit_leftby_1 skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|shift_32bit_leftby_1:shiftM " "Elaborating entity \"shift_32bit_leftby_1\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|shift_32bit_leftby_1:shiftM\"" {  } { { "mult.v" "shiftM" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_16 skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|count_16:count " "Elaborating entity \"count_16\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|count_16:count\"" {  } { { "mult.v" "count" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|control:booth " "Elaborating entity \"control\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\"" {  } { { "mult.v" "booth" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_ctrl skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|booth_ctrl:booth " "Elaborating entity \"booth_ctrl\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|booth_ctrl:booth\"" {  } { { "control.v" "booth" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/control.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|booth_ctrl:booth\|booth:booth0 " "Elaborating entity \"booth\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|booth_ctrl:booth\|booth:booth0\"" {  } { { "booth_ctrl.v" "booth0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/booth_ctrl.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64_mult skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|register64_mult:prod " "Elaborating entity \"register64_mult\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|mult:multiply\|register64_mult:prod\"" {  } { { "mult.v" "prod" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div skeleton:processor\|processor:my_processor\|multdiv:md\|div:divide " "Elaborating entity \"div\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|div:divide\"" {  } { { "multdiv.v" "divide" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_32 skeleton:processor\|processor:my_processor\|multdiv:md\|div:divide\|count_32:count " "Elaborating entity \"count_32\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|div:divide\|count_32:count\"" {  } { { "div.v" "count" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/div.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64_div skeleton:processor\|processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64 " "Elaborating entity \"register64_div\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\"" {  } { { "div.v" "reg64" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/div.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_ctrl skeleton:processor\|processor:my_processor\|multdiv_ctrl:mdctrl " "Elaborating entity \"multdiv_ctrl\" for hierarchy \"skeleton:processor\|processor:my_processor\|multdiv_ctrl:mdctrl\"" {  } { { "processor.v" "mdctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XM skeleton:processor\|processor:my_processor\|XM:xm " "Elaborating entity \"XM\" for hierarchy \"skeleton:processor\|processor:my_processor\|XM:xm\"" {  } { { "processor.v" "xm" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100646977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XM_control skeleton:processor\|processor:my_processor\|XM_control:xm_ctrl " "Elaborating entity \"XM_control\" for hierarchy \"skeleton:processor\|processor:my_processor\|XM_control:xm_ctrl\"" {  } { { "processor.v" "xm_ctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MW skeleton:processor\|processor:my_processor\|MW:mw " "Elaborating entity \"MW\" for hierarchy \"skeleton:processor\|processor:my_processor\|MW:mw\"" {  } { { "processor.v" "mw" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MW_control skeleton:processor\|processor:my_processor\|MW_control:mw_ctrl " "Elaborating entity \"MW_control\" for hierarchy \"skeleton:processor\|processor:my_processor\|MW_control:mw_ctrl\"" {  } { { "processor.v" "mw_ctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_ctrl skeleton:processor\|processor:my_processor\|bypass_ctrl:bypc " "Elaborating entity \"bypass_ctrl\" for hierarchy \"skeleton:processor\|processor:my_processor\|bypass_ctrl:bypc\"" {  } { { "processor.v" "bypc" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xm_ir_rs bypass_ctrl.v(33) " "Verilog HDL or VHDL warning at bypass_ctrl.v(33): object \"xm_ir_rs\" assigned a value but never read" {  } { { "bypass_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/bypass_ctrl.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544100647081 "|skeleton|processor:my_processor|bypass_ctrl:bypc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_logic skeleton:processor\|processor:my_processor\|stall_logic:stl " "Elaborating entity \"stall_logic\" for hierarchy \"skeleton:processor\|processor:my_processor\|stall_logic:stl\"" {  } { { "processor.v" "stl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreCalc scoreCalc:s1 " "Elaborating entity \"scoreCalc\" for hierarchy \"scoreCalc:s1\"" {  } { { "graphics.v" "s1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreToDigits scoreToDigits:convert " "Elaborating entity \"scoreToDigits\" for hierarchy \"scoreToDigits:convert\"" {  } { { "graphics.v" "convert" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result6 scoreToDigits.v(23) " "Verilog HDL or VHDL warning at scoreToDigits.v(23): object \"result6\" assigned a value but never read" {  } { { "scoreToDigits.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreToDigits.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544100647095 "|graphics|scoreToDigits:convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 scoreToDigits.v(23) " "Verilog HDL assignment warning at scoreToDigits.v(23): truncated value with size 32 to match size of target (1)" {  } { { "scoreToDigits.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreToDigits.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647095 "|graphics|scoreToDigits:convert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register31 scoreToDigits:convert\|register31:r31 " "Elaborating entity \"register31\" for hierarchy \"scoreToDigits:convert\|register31:r31\"" {  } { { "scoreToDigits.v" "r31" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreToDigits.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "graphics.v" "r0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647117 "|graphics|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "graphics.v" "p1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647147 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100647147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "graphics.v" "vga_ins" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(78) " "Verilog HDL assignment warning at vga_controller.v(78): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647161 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_controller.v(123) " "Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (9)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647161 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(124) " "Verilog HDL assignment warning at vga_controller.v(124): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647162 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(141) " "Verilog HDL assignment warning at vga_controller.v(141): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647162 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(152) " "Verilog HDL assignment warning at vga_controller.v(152): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(162) " "Verilog HDL assignment warning at vga_controller.v(162): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(167) " "Verilog HDL assignment warning at vga_controller.v(167): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(176) " "Verilog HDL assignment warning at vga_controller.v(176): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(181) " "Verilog HDL assignment warning at vga_controller.v(181): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(186) " "Verilog HDL assignment warning at vga_controller.v(186): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(194) " "Verilog HDL assignment warning at vga_controller.v(194): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(199) " "Verilog HDL assignment warning at vga_controller.v(199): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(204) " "Verilog HDL assignment warning at vga_controller.v(204): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(212) " "Verilog HDL assignment warning at vga_controller.v(212): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(217) " "Verilog HDL assignment warning at vga_controller.v(217): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(222) " "Verilog HDL assignment warning at vga_controller.v(222): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(230) " "Verilog HDL assignment warning at vga_controller.v(230): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(238) " "Verilog HDL assignment warning at vga_controller.v(238): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vga_controller.v(386) " "Verilog HDL assignment warning at vga_controller.v(386): truncated value with size 5 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647163 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vga_controller.v(387) " "Verilog HDL assignment warning at vga_controller.v(387): truncated value with size 5 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647164 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vga_controller.v(388) " "Verilog HDL assignment warning at vga_controller.v(388): truncated value with size 5 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647164 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vga_controller.v(389) " "Verilog HDL assignment warning at vga_controller.v(389): truncated value with size 5 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647164 "|graphics|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647167 "|graphics|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647167 "|graphics|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_data.mif " "Parameter \"init_file\" = \"lab7_img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647189 ""}  } { { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100647189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekc1 " "Found entity 1: altsyncram_ekc1" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekc1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated " "Elaborating entity \"altsyncram_ekc1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_ekc1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_ekc1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background vga_controller:vga_ins\|background:bckgrd " "Elaborating entity \"background\" for hierarchy \"vga_controller:vga_ins\|background:bckgrd\"" {  } { { "vga_controller.v" "bckgrd" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_by_four vga_controller:vga_ins\|four_by_four:boxp1 " "Elaborating entity \"four_by_four\" for hierarchy \"vga_controller:vga_ins\|four_by_four:boxp1\"" {  } { { "vga_controller.v" "boxp1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_trace vga_controller:vga_ins\|display_trace:tracez " "Elaborating entity \"display_trace\" for hierarchy \"vga_controller:vga_ins\|display_trace:tracez\"" {  } { { "vga_controller.v" "tracez" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trace_color_box display_trace.v(117) " "Verilog HDL or VHDL warning at display_trace.v(117): object \"trace_color_box\" assigned a value but never read" {  } { { "display_trace.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/display_trace.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544100647517 "|graphics|vga_controller:vga_ins|display_trace:tracez"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trace_change vga_controller:vga_ins\|trace_change:changez " "Elaborating entity \"trace_change\" for hierarchy \"vga_controller:vga_ins\|trace_change:changez\"" {  } { { "vga_controller.v" "changez" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 trace_change.v(27) " "Verilog HDL assignment warning at trace_change.v(27): truncated value with size 32 to match size of target (6)" {  } { { "trace_change.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/trace_change.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647519 "|graphics|vga_controller:vga_ins|trace_change:changez"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "previous_trace_displayed trace_change.v(9) " "Output port \"previous_trace_displayed\" at trace_change.v(9) has no driver" {  } { { "trace_change.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/trace_change.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544100647519 "|graphics|vga_controller:vga_ins|trace_change:changez"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opening vga_controller:vga_ins\|opening:logoz " "Elaborating entity \"opening\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\"" {  } { { "vga_controller.v" "logoz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\"" {  } { { "opening.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opening.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\"" {  } { { "opening.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opening.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file opening_screen.mif " "Parameter \"init_file\" = \"opening_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160000 " "Parameter \"numwords_a\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647537 ""}  } { { "opening.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opening.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100647537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oua1 " "Found entity 1: altsyncram_oua1" {  } { { "db/altsyncram_oua1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oua1 vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated " "Elaborating entity \"altsyncram_oua1\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0aa " "Found entity 1: decode_0aa" {  } { { "db/decode_0aa.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/decode_0aa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0aa vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\|decode_0aa:rden_decode " "Elaborating entity \"decode_0aa\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\|decode_0aa:rden_decode\"" {  } { { "db/altsyncram_oua1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_oua1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leaderboard vga_controller:vga_ins\|leaderboard:ledaerz " "Elaborating entity \"leaderboard\" for hierarchy \"vga_controller:vga_ins\|leaderboard:ledaerz\"" {  } { { "vga_controller.v" "ledaerz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 leaderboard.v(44) " "Verilog HDL assignment warning at leaderboard.v(44): truncated value with size 32 to match size of target (19)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647728 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(92) " "Verilog HDL assignment warning at leaderboard.v(92): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647728 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(94) " "Verilog HDL assignment warning at leaderboard.v(94): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647728 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(99) " "Verilog HDL assignment warning at leaderboard.v(99): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647728 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(101) " "Verilog HDL assignment warning at leaderboard.v(101): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647728 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(106) " "Verilog HDL assignment warning at leaderboard.v(106): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647728 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(108) " "Verilog HDL assignment warning at leaderboard.v(108): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(113) " "Verilog HDL assignment warning at leaderboard.v(113): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(115) " "Verilog HDL assignment warning at leaderboard.v(115): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(120) " "Verilog HDL assignment warning at leaderboard.v(120): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(122) " "Verilog HDL assignment warning at leaderboard.v(122): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(127) " "Verilog HDL assignment warning at leaderboard.v(127): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(129) " "Verilog HDL assignment warning at leaderboard.v(129): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(137) " "Verilog HDL assignment warning at leaderboard.v(137): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(139) " "Verilog HDL assignment warning at leaderboard.v(139): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(144) " "Verilog HDL assignment warning at leaderboard.v(144): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(146) " "Verilog HDL assignment warning at leaderboard.v(146): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(151) " "Verilog HDL assignment warning at leaderboard.v(151): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(153) " "Verilog HDL assignment warning at leaderboard.v(153): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(158) " "Verilog HDL assignment warning at leaderboard.v(158): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(160) " "Verilog HDL assignment warning at leaderboard.v(160): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(165) " "Verilog HDL assignment warning at leaderboard.v(165): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(167) " "Verilog HDL assignment warning at leaderboard.v(167): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(172) " "Verilog HDL assignment warning at leaderboard.v(172): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(174) " "Verilog HDL assignment warning at leaderboard.v(174): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(182) " "Verilog HDL assignment warning at leaderboard.v(182): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(184) " "Verilog HDL assignment warning at leaderboard.v(184): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(189) " "Verilog HDL assignment warning at leaderboard.v(189): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(191) " "Verilog HDL assignment warning at leaderboard.v(191): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(196) " "Verilog HDL assignment warning at leaderboard.v(196): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647729 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(198) " "Verilog HDL assignment warning at leaderboard.v(198): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(203) " "Verilog HDL assignment warning at leaderboard.v(203): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(205) " "Verilog HDL assignment warning at leaderboard.v(205): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(210) " "Verilog HDL assignment warning at leaderboard.v(210): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(212) " "Verilog HDL assignment warning at leaderboard.v(212): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(217) " "Verilog HDL assignment warning at leaderboard.v(217): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(219) " "Verilog HDL assignment warning at leaderboard.v(219): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(227) " "Verilog HDL assignment warning at leaderboard.v(227): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(229) " "Verilog HDL assignment warning at leaderboard.v(229): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(234) " "Verilog HDL assignment warning at leaderboard.v(234): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(236) " "Verilog HDL assignment warning at leaderboard.v(236): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(241) " "Verilog HDL assignment warning at leaderboard.v(241): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(243) " "Verilog HDL assignment warning at leaderboard.v(243): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(248) " "Verilog HDL assignment warning at leaderboard.v(248): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(250) " "Verilog HDL assignment warning at leaderboard.v(250): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(255) " "Verilog HDL assignment warning at leaderboard.v(255): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(257) " "Verilog HDL assignment warning at leaderboard.v(257): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(262) " "Verilog HDL assignment warning at leaderboard.v(262): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(264) " "Verilog HDL assignment warning at leaderboard.v(264): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647730 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sparkle vga_controller:vga_ins\|sparkle:sparklez " "Elaborating entity \"sparkle\" for hierarchy \"vga_controller:vga_ins\|sparkle:sparklez\"" {  } { { "vga_controller.v" "sparklez" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(41) " "Verilog HDL assignment warning at sparkle.v(41): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647738 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(54) " "Verilog HDL assignment warning at sparkle.v(54): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647738 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(71) " "Verilog HDL assignment warning at sparkle.v(71): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647738 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(84) " "Verilog HDL assignment warning at sparkle.v(84): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647738 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(101) " "Verilog HDL assignment warning at sparkle.v(101): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647738 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(114) " "Verilog HDL assignment warning at sparkle.v(114): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647738 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(132) " "Verilog HDL assignment warning at sparkle.v(132): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(145) " "Verilog HDL assignment warning at sparkle.v(145): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(163) " "Verilog HDL assignment warning at sparkle.v(163): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(176) " "Verilog HDL assignment warning at sparkle.v(176): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(194) " "Verilog HDL assignment warning at sparkle.v(194): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(207) " "Verilog HDL assignment warning at sparkle.v(207): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(226) " "Verilog HDL assignment warning at sparkle.v(226): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(239) " "Verilog HDL assignment warning at sparkle.v(239): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(256) " "Verilog HDL assignment warning at sparkle.v(256): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(269) " "Verilog HDL assignment warning at sparkle.v(269): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(289) " "Verilog HDL assignment warning at sparkle.v(289): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(302) " "Verilog HDL assignment warning at sparkle.v(302): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100647739 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sparkles vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz " "Elaborating entity \"sparkles\" for hierarchy \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\"" {  } { { "sparkle.v" "sparkz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\"" {  } { { "sparkles.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkles.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\"" {  } { { "sparkles.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkles.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sparkle.mif " "Parameter \"init_file\" = \"sparkle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1600 " "Parameter \"numwords_a\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647759 ""}  } { { "sparkles.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkles.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100647759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4a1 " "Found entity 1: altsyncram_k4a1" {  } { { "db/altsyncram_k4a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_k4a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4a1 vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\|altsyncram_k4a1:auto_generated " "Elaborating entity \"altsyncram_k4a1\" for hierarchy \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\|altsyncram_k4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crest vga_controller:vga_ins\|crest:crestz " "Elaborating entity \"crest\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\"" {  } { { "vga_controller.v" "crestz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crests vga_controller:vga_ins\|crest:crestz\|crests:crestz " "Elaborating entity \"crests\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\"" {  } { { "crest.v" "crestz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\"" {  } { { "crests.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crests.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\"" {  } { { "crests.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crests.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file crest.mif " "Parameter \"init_file\" = \"crest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100000 " "Parameter \"numwords_a\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100647841 ""}  } { { "crests.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crests.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100647841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41a1 " "Found entity 1: altsyncram_41a1" {  } { { "db/altsyncram_41a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41a1 vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated " "Elaborating entity \"altsyncram_41a1\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1aa " "Found entity 1: decode_1aa" {  } { { "db/decode_1aa.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/decode_1aa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100647974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100647974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1aa vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\|decode_1aa:rden_decode " "Elaborating entity \"decode_1aa\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\|decode_1aa:rden_decode\"" {  } { { "db/altsyncram_41a1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100647975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_41a1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown vga_controller:vga_ins\|countdown:downz " "Elaborating entity \"countdown\" for hierarchy \"vga_controller:vga_ins\|countdown:downz\"" {  } { { "vga_controller.v" "downz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 countdown.v(30) " "Verilog HDL assignment warning at countdown.v(30): truncated value with size 32 to match size of target (19)" {  } { { "countdown.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648045 "|graphics|vga_controller:vga_ins|countdown:downz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdown.v(35) " "Verilog HDL assignment warning at countdown.v(35): truncated value with size 32 to match size of target (4)" {  } { { "countdown.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648045 "|graphics|vga_controller:vga_ins|countdown:downz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers vga_controller:vga_ins\|countdown:downz\|numbers:numberz " "Elaborating entity \"numbers\" for hierarchy \"vga_controller:vga_ins\|countdown:downz\|numbers:numberz\"" {  } { { "countdown.v" "numberz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\"" {  } { { "numbers.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/numbers.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\"" {  } { { "numbers.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/numbers.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file numbers.mif " "Parameter \"init_file\" = \"numbers.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9000 " "Parameter \"numwords_a\" = \"9000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648065 ""}  } { { "numbers.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/numbers.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100648065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35a1 " "Found entity 1: altsyncram_35a1" {  } { { "db/altsyncram_35a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35a1 vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated " "Elaborating entity \"altsyncram_35a1\" for hierarchy \"vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_35a1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smb " "Found entity 1: mux_smb" {  } { { "db/mux_smb.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/mux_smb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smb vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|mux_smb:mux2 " "Elaborating entity \"mux_smb\" for hierarchy \"vga_controller:vga_ins\|countdown:downz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|mux_smb:mux2\"" {  } { { "db/altsyncram_35a1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number vga_controller:vga_ins\|number:numz " "Elaborating entity \"number\" for hierarchy \"vga_controller:vga_ins\|number:numz\"" {  } { { "vga_controller.v" "numz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(19) " "Verilog HDL assignment warning at number.v(19): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648264 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(20) " "Verilog HDL assignment warning at number.v(20): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648264 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(21) " "Verilog HDL assignment warning at number.v(21): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648264 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(22) " "Verilog HDL assignment warning at number.v(22): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648264 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(23) " "Verilog HDL assignment warning at number.v(23): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648264 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(24) " "Verilog HDL assignment warning at number.v(24): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648264 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 number.v(31) " "Verilog HDL assignment warning at number.v(31): truncated value with size 32 to match size of target (13)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648264 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snitch vga_controller:vga_ins\|snitch:snitchd " "Elaborating entity \"snitch\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\"" {  } { { "vga_controller.v" "snitchd" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(38) " "Verilog HDL assignment warning at snitch.v(38): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648289 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(40) " "Verilog HDL assignment warning at snitch.v(40): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648289 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(42) " "Verilog HDL assignment warning at snitch.v(42): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648289 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(44) " "Verilog HDL assignment warning at snitch.v(44): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648289 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(46) " "Verilog HDL assignment warning at snitch.v(46): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648289 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(48) " "Verilog HDL assignment warning at snitch.v(48): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648290 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(50) " "Verilog HDL assignment warning at snitch.v(50): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648290 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(53) " "Verilog HDL assignment warning at snitch.v(53): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648290 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(54) " "Verilog HDL assignment warning at snitch.v(54): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648290 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(81) " "Verilog HDL assignment warning at snitch.v(81): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648290 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snitched vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz " "Elaborating entity \"snitched\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\"" {  } { { "snitch.v" "snitchz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\"" {  } { { "snitched.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\"" {  } { { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file snitch.mif " "Parameter \"init_file\" = \"snitch.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648310 ""}  } { { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100648310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2a1 " "Found entity 1: altsyncram_p2a1" {  } { { "db/altsyncram_p2a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2a1 vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated " "Elaborating entity \"altsyncram_p2a1\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tmb " "Found entity 1: mux_tmb" {  } { { "db/mux_tmb.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/mux_tmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tmb vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|mux_tmb:mux2 " "Elaborating entity \"mux_tmb\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|mux_tmb:mux2\"" {  } { { "db/altsyncram_p2a1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "broom vga_controller:vga_ins\|broom:broomz " "Elaborating entity \"broom\" for hierarchy \"vga_controller:vga_ins\|broom:broomz\"" {  } { { "vga_controller.v" "broomz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 broom.v(30) " "Verilog HDL assignment warning at broom.v(30): truncated value with size 32 to match size of target (19)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648449 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 broom.v(34) " "Verilog HDL assignment warning at broom.v(34): truncated value with size 32 to match size of target (19)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648449 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 broom.v(38) " "Verilog HDL assignment warning at broom.v(38): truncated value with size 32 to match size of target (1)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648449 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 broom.v(42) " "Verilog HDL assignment warning at broom.v(42): truncated value with size 32 to match size of target (25)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648449 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 broom.v(53) " "Verilog HDL assignment warning at broom.v(53): truncated value with size 32 to match size of target (14)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648449 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "broomstick vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz " "Elaborating entity \"broomstick\" for hierarchy \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\"" {  } { { "broom.v" "broomstikz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\"" {  } { { "broomstick.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broomstick.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\"" {  } { { "broomstick.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broomstick.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file broomstick.mif " "Parameter \"init_file\" = \"broomstick.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648471 ""}  } { { "broomstick.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broomstick.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100648471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cga1 " "Found entity 1: altsyncram_cga1" {  } { { "db/altsyncram_cga1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_cga1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cga1 vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated " "Elaborating entity \"altsyncram_cga1\" for hierarchy \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_turner vga_controller:vga_ins\|time_turner:turnz " "Elaborating entity \"time_turner\" for hierarchy \"vga_controller:vga_ins\|time_turner:turnz\"" {  } { { "vga_controller.v" "turnz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 time_turner.v(29) " "Verilog HDL assignment warning at time_turner.v(29): truncated value with size 32 to match size of target (19)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648543 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 time_turner.v(31) " "Verilog HDL assignment warning at time_turner.v(31): truncated value with size 32 to match size of target (19)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648543 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 time_turner.v(33) " "Verilog HDL assignment warning at time_turner.v(33): truncated value with size 32 to match size of target (1)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648543 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 time_turner.v(37) " "Verilog HDL assignment warning at time_turner.v(37): truncated value with size 32 to match size of target (25)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648543 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 time_turner.v(47) " "Verilog HDL assignment warning at time_turner.v(47): truncated value with size 32 to match size of target (14)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648544 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_turn vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz " "Elaborating entity \"time_turn\" for hierarchy \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\"" {  } { { "time_turner.v" "time_turnz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\"" {  } { { "time_turn.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turn.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\"" {  } { { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turn.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file time_turn.mif " "Parameter \"init_file\" = \"time_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648564 ""}  } { { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turn.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100648564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6da1 " "Found entity 1: altsyncram_6da1" {  } { { "db/altsyncram_6da1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6da1 vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\|altsyncram_6da1:auto_generated " "Elaborating entity \"altsyncram_6da1\" for hierarchy \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\|altsyncram_6da1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightning vga_controller:vga_ins\|lightning:boltz " "Elaborating entity \"lightning\" for hierarchy \"vga_controller:vga_ins\|lightning:boltz\"" {  } { { "vga_controller.v" "boltz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lightning.v(29) " "Verilog HDL assignment warning at lightning.v(29): truncated value with size 32 to match size of target (19)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648640 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lightning.v(31) " "Verilog HDL assignment warning at lightning.v(31): truncated value with size 32 to match size of target (19)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648640 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lightning.v(33) " "Verilog HDL assignment warning at lightning.v(33): truncated value with size 32 to match size of target (19)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648640 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lightning.v(35) " "Verilog HDL assignment warning at lightning.v(35): truncated value with size 32 to match size of target (19)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648640 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lightning.v(37) " "Verilog HDL assignment warning at lightning.v(37): truncated value with size 32 to match size of target (3)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648640 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lightning.v(41) " "Verilog HDL assignment warning at lightning.v(41): truncated value with size 32 to match size of target (25)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648640 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 lightning.v(51) " "Verilog HDL assignment warning at lightning.v(51): truncated value with size 32 to match size of target (14)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648640 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightnin vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz " "Elaborating entity \"lightnin\" for hierarchy \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\"" {  } { { "lightning.v" "lightninz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\"" {  } { { "lightnin.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightnin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\"" {  } { { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightnin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lightnin.mif " "Parameter \"init_file\" = \"lightnin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648661 ""}  } { { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightnin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100648661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9a1 " "Found entity 1: altsyncram_c9a1" {  } { { "db/altsyncram_c9a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9a1 vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated " "Elaborating entity \"altsyncram_c9a1\" for hierarchy \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter vga_controller:vga_ins\|letter:letterz " "Elaborating entity \"letter\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\"" {  } { { "vga_controller.v" "letterz" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 letter.v(24) " "Verilog HDL assignment warning at letter.v(24): truncated value with size 32 to match size of target (13)" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648732 "|graphics|vga_controller:vga_ins|letter:letterz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 letter.v(26) " "Verilog HDL assignment warning at letter.v(26): truncated value with size 32 to match size of target (13)" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648732 "|graphics|vga_controller:vga_ins|letter:letterz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 letter.v(30) " "Verilog HDL assignment warning at letter.v(30): truncated value with size 32 to match size of target (13)" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648732 "|graphics|vga_controller:vga_ins|letter:letterz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 letter.v(32) " "Verilog HDL assignment warning at letter.v(32): truncated value with size 32 to match size of target (13)" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648733 "|graphics|vga_controller:vga_ins|letter:letterz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 letter.v(86) " "Verilog HDL assignment warning at letter.v(86): truncated value with size 32 to match size of target (16)" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544100648733 "|graphics|vga_controller:vga_ins|letter:letterz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letters vga_controller:vga_ins\|letter:letterz\|letters:alphabet " "Elaborating entity \"letters\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\"" {  } { { "letter.v" "alphabet" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\"" {  } { { "letters.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letters.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\"" {  } { { "letters.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letters.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file letters.mif " "Parameter \"init_file\" = \"letters.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65000 " "Parameter \"numwords_a\" = \"65000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648753 ""}  } { { "letters.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letters.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100648753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6a1 " "Found entity 1: altsyncram_u6a1" {  } { { "db/altsyncram_u6a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u6a1 vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated " "Elaborating entity \"altsyncram_u6a1\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_u6a1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/mux_4nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100648963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100648963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_u6a1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100648989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_index.mif " "Parameter \"init_file\" = \"lab7_img_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100648990 ""}  } { { "img_index.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100648990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_pjc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100649057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100649057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated " "Elaborating entity \"altsyncram_pjc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100649057 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inTrace " "Net \"inTrace\" is missing source, defaulting to GND" {  } { { "graphics.v" "inTrace" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100649959 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1544100649959 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inTrace " "Net \"inTrace\" is missing source, defaulting to GND" {  } { { "graphics.v" "inTrace" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100649960 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1544100649960 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inTrace " "Net \"inTrace\" is missing source, defaulting to GND" {  } { { "graphics.v" "inTrace" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[31\] " "Net \"score_player2\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[30\] " "Net \"score_player2\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[29\] " "Net \"score_player2\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[28\] " "Net \"score_player2\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[27\] " "Net \"score_player2\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[26\] " "Net \"score_player2\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[25\] " "Net \"score_player2\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[24\] " "Net \"score_player2\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[23\] " "Net \"score_player2\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[22\] " "Net \"score_player2\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[21\] " "Net \"score_player2\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[20\] " "Net \"score_player2\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[19\] " "Net \"score_player2\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[18\] " "Net \"score_player2\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[17\] " "Net \"score_player2\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[16\] " "Net \"score_player2\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[15\] " "Net \"score_player2\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[14\] " "Net \"score_player2\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[13\] " "Net \"score_player2\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[12\] " "Net \"score_player2\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[11\] " "Net \"score_player2\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[10\] " "Net \"score_player2\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[9\] " "Net \"score_player2\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[8\] " "Net \"score_player2\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[7\] " "Net \"score_player2\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[6\] " "Net \"score_player2\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[5\] " "Net \"score_player2\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[4\] " "Net \"score_player2\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[3\] " "Net \"score_player2\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[2\] " "Net \"score_player2\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[1\] " "Net \"score_player2\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[0\] " "Net \"score_player2\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[31\] " "Net \"score_player3\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[30\] " "Net \"score_player3\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[29\] " "Net \"score_player3\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[28\] " "Net \"score_player3\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[27\] " "Net \"score_player3\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[26\] " "Net \"score_player3\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[25\] " "Net \"score_player3\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[24\] " "Net \"score_player3\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[23\] " "Net \"score_player3\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[22\] " "Net \"score_player3\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[21\] " "Net \"score_player3\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[20\] " "Net \"score_player3\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[19\] " "Net \"score_player3\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[18\] " "Net \"score_player3\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[17\] " "Net \"score_player3\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[16\] " "Net \"score_player3\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[15\] " "Net \"score_player3\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[14\] " "Net \"score_player3\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[13\] " "Net \"score_player3\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[12\] " "Net \"score_player3\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[11\] " "Net \"score_player3\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[10\] " "Net \"score_player3\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[9\] " "Net \"score_player3\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[8\] " "Net \"score_player3\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[7\] " "Net \"score_player3\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[6\] " "Net \"score_player3\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[5\] " "Net \"score_player3\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[4\] " "Net \"score_player3\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[3\] " "Net \"score_player3\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[2\] " "Net \"score_player3\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[1\] " "Net \"score_player3\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[0\] " "Net \"score_player3\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[31\] " "Net \"score_player4\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[30\] " "Net \"score_player4\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[29\] " "Net \"score_player4\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[28\] " "Net \"score_player4\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[27\] " "Net \"score_player4\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[26\] " "Net \"score_player4\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[25\] " "Net \"score_player4\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[24\] " "Net \"score_player4\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[23\] " "Net \"score_player4\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[22\] " "Net \"score_player4\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[21\] " "Net \"score_player4\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[20\] " "Net \"score_player4\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[19\] " "Net \"score_player4\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[18\] " "Net \"score_player4\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[17\] " "Net \"score_player4\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[16\] " "Net \"score_player4\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[15\] " "Net \"score_player4\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[14\] " "Net \"score_player4\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[13\] " "Net \"score_player4\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[12\] " "Net \"score_player4\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[11\] " "Net \"score_player4\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[10\] " "Net \"score_player4\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[9\] " "Net \"score_player4\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[8\] " "Net \"score_player4\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[7\] " "Net \"score_player4\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[6\] " "Net \"score_player4\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[5\] " "Net \"score_player4\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[4\] " "Net \"score_player4\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[3\] " "Net \"score_player4\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[2\] " "Net \"score_player4\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[1\] " "Net \"score_player4\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[0\] " "Net \"score_player4\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650231 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1544100650231 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inTrace " "Net \"inTrace\" is missing source, defaulting to GND" {  } { { "graphics.v" "inTrace" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[31\] " "Net \"score_player2\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[30\] " "Net \"score_player2\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[29\] " "Net \"score_player2\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[28\] " "Net \"score_player2\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[27\] " "Net \"score_player2\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[26\] " "Net \"score_player2\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[25\] " "Net \"score_player2\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[24\] " "Net \"score_player2\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[23\] " "Net \"score_player2\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[22\] " "Net \"score_player2\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[21\] " "Net \"score_player2\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[20\] " "Net \"score_player2\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[19\] " "Net \"score_player2\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[18\] " "Net \"score_player2\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[17\] " "Net \"score_player2\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[16\] " "Net \"score_player2\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[15\] " "Net \"score_player2\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[14\] " "Net \"score_player2\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[13\] " "Net \"score_player2\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[12\] " "Net \"score_player2\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[11\] " "Net \"score_player2\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[10\] " "Net \"score_player2\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[9\] " "Net \"score_player2\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[8\] " "Net \"score_player2\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[7\] " "Net \"score_player2\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[6\] " "Net \"score_player2\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[5\] " "Net \"score_player2\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[4\] " "Net \"score_player2\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[3\] " "Net \"score_player2\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[2\] " "Net \"score_player2\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[1\] " "Net \"score_player2\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[0\] " "Net \"score_player2\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[31\] " "Net \"score_player3\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[30\] " "Net \"score_player3\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[29\] " "Net \"score_player3\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[28\] " "Net \"score_player3\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[27\] " "Net \"score_player3\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[26\] " "Net \"score_player3\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[25\] " "Net \"score_player3\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[24\] " "Net \"score_player3\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[23\] " "Net \"score_player3\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[22\] " "Net \"score_player3\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[21\] " "Net \"score_player3\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[20\] " "Net \"score_player3\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[19\] " "Net \"score_player3\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[18\] " "Net \"score_player3\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[17\] " "Net \"score_player3\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[16\] " "Net \"score_player3\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[15\] " "Net \"score_player3\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[14\] " "Net \"score_player3\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[13\] " "Net \"score_player3\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[12\] " "Net \"score_player3\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[11\] " "Net \"score_player3\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[10\] " "Net \"score_player3\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[9\] " "Net \"score_player3\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[8\] " "Net \"score_player3\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[7\] " "Net \"score_player3\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[6\] " "Net \"score_player3\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[5\] " "Net \"score_player3\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[4\] " "Net \"score_player3\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[3\] " "Net \"score_player3\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[2\] " "Net \"score_player3\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[1\] " "Net \"score_player3\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[0\] " "Net \"score_player3\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[31\] " "Net \"score_player4\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[30\] " "Net \"score_player4\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[29\] " "Net \"score_player4\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[28\] " "Net \"score_player4\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[27\] " "Net \"score_player4\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[26\] " "Net \"score_player4\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[25\] " "Net \"score_player4\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[24\] " "Net \"score_player4\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[23\] " "Net \"score_player4\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[22\] " "Net \"score_player4\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[21\] " "Net \"score_player4\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[20\] " "Net \"score_player4\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[19\] " "Net \"score_player4\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[18\] " "Net \"score_player4\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[17\] " "Net \"score_player4\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[16\] " "Net \"score_player4\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[15\] " "Net \"score_player4\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[14\] " "Net \"score_player4\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[13\] " "Net \"score_player4\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[12\] " "Net \"score_player4\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[11\] " "Net \"score_player4\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[10\] " "Net \"score_player4\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[9\] " "Net \"score_player4\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[8\] " "Net \"score_player4\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[7\] " "Net \"score_player4\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[6\] " "Net \"score_player4\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[5\] " "Net \"score_player4\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[4\] " "Net \"score_player4\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[3\] " "Net \"score_player4\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[2\] " "Net \"score_player4\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[1\] " "Net \"score_player4\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[0\] " "Net \"score_player4\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650241 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1544100650241 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inTrace " "Net \"inTrace\" is missing source, defaulting to GND" {  } { { "graphics.v" "inTrace" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[31\] " "Net \"score_player2\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[30\] " "Net \"score_player2\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[29\] " "Net \"score_player2\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[28\] " "Net \"score_player2\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[27\] " "Net \"score_player2\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[26\] " "Net \"score_player2\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[25\] " "Net \"score_player2\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[24\] " "Net \"score_player2\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[23\] " "Net \"score_player2\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[22\] " "Net \"score_player2\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[21\] " "Net \"score_player2\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[20\] " "Net \"score_player2\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[19\] " "Net \"score_player2\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[18\] " "Net \"score_player2\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[17\] " "Net \"score_player2\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[16\] " "Net \"score_player2\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[15\] " "Net \"score_player2\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[14\] " "Net \"score_player2\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[13\] " "Net \"score_player2\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[12\] " "Net \"score_player2\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[11\] " "Net \"score_player2\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[10\] " "Net \"score_player2\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[9\] " "Net \"score_player2\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[8\] " "Net \"score_player2\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[7\] " "Net \"score_player2\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[6\] " "Net \"score_player2\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[5\] " "Net \"score_player2\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[4\] " "Net \"score_player2\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[3\] " "Net \"score_player2\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[2\] " "Net \"score_player2\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[1\] " "Net \"score_player2\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player2\[0\] " "Net \"score_player2\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player2\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[31\] " "Net \"score_player3\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[30\] " "Net \"score_player3\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[29\] " "Net \"score_player3\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[28\] " "Net \"score_player3\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[27\] " "Net \"score_player3\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[26\] " "Net \"score_player3\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[25\] " "Net \"score_player3\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[24\] " "Net \"score_player3\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[23\] " "Net \"score_player3\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[22\] " "Net \"score_player3\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[21\] " "Net \"score_player3\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[20\] " "Net \"score_player3\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[19\] " "Net \"score_player3\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[18\] " "Net \"score_player3\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[17\] " "Net \"score_player3\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[16\] " "Net \"score_player3\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[15\] " "Net \"score_player3\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[14\] " "Net \"score_player3\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[13\] " "Net \"score_player3\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[12\] " "Net \"score_player3\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[11\] " "Net \"score_player3\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[10\] " "Net \"score_player3\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[9\] " "Net \"score_player3\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[8\] " "Net \"score_player3\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[7\] " "Net \"score_player3\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[6\] " "Net \"score_player3\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[5\] " "Net \"score_player3\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[4\] " "Net \"score_player3\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[3\] " "Net \"score_player3\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[2\] " "Net \"score_player3\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[1\] " "Net \"score_player3\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player3\[0\] " "Net \"score_player3\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player3\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[31\] " "Net \"score_player4\[31\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[31\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[30\] " "Net \"score_player4\[30\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[30\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[29\] " "Net \"score_player4\[29\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[29\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[28\] " "Net \"score_player4\[28\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[28\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[27\] " "Net \"score_player4\[27\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[27\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[26\] " "Net \"score_player4\[26\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[26\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[25\] " "Net \"score_player4\[25\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[25\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[24\] " "Net \"score_player4\[24\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[24\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[23\] " "Net \"score_player4\[23\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[23\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[22\] " "Net \"score_player4\[22\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[22\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[21\] " "Net \"score_player4\[21\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[21\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[20\] " "Net \"score_player4\[20\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[20\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[19\] " "Net \"score_player4\[19\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[19\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[18\] " "Net \"score_player4\[18\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[18\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[17\] " "Net \"score_player4\[17\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[17\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[16\] " "Net \"score_player4\[16\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[16\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[15\] " "Net \"score_player4\[15\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[15\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[14\] " "Net \"score_player4\[14\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[14\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[13\] " "Net \"score_player4\[13\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[13\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[12\] " "Net \"score_player4\[12\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[12\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[11\] " "Net \"score_player4\[11\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[11\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[10\] " "Net \"score_player4\[10\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[10\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[9\] " "Net \"score_player4\[9\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[9\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[8\] " "Net \"score_player4\[8\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[8\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[7\] " "Net \"score_player4\[7\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[7\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[6\] " "Net \"score_player4\[6\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[6\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[5\] " "Net \"score_player4\[5\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[5\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[4\] " "Net \"score_player4\[4\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[4\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[3\] " "Net \"score_player4\[3\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[3\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[2\] " "Net \"score_player4\[2\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[2\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[1\] " "Net \"score_player4\[1\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[1\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_player4\[0\] " "Net \"score_player4\[0\]\" is missing source, defaulting to GND" {  } { { "graphics.v" "score_player4\[0\]" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544100650249 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1544100650249 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated\|ram_block1a1 " "Synthesized away node \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_c9a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightnin.v" 81 0 0 } } { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 15 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 434 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\|altsyncram_6da1:auto_generated\|ram_block1a1 " "Synthesized away node \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\|altsyncram_6da1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6da1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turn.v" 81 0 0 } } { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 15 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 428 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|ram_block1a2 " "Synthesized away node \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_p2a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } } { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 19 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 418 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|ram_block1a3 " "Synthesized away node \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_p2a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } } { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 19 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 418 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|ram_block1a1 " "Synthesized away node \"vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_35a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "numbers.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/numbers.v" 81 0 0 } } { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 36 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 408 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a0 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a1 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a2 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a3 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a4 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a5 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a6 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a7 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a8 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a9 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a10 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a11 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a12 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a13 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a14 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a15 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a16 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a17 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a18 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a19 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a20 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a21 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a22 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a23 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a24 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a25 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a26 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a27 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a28 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a29 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a30 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a31 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 693 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a32 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a33 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a34 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a35 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 777 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a36 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a37 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a40 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a41 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a42 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a43 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a44 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a45 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 987 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a48 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a49 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a50 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a51 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1113 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a52 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a53 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1176 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a56 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a57 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a58 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a59 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a60 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a61 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a64 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1386 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a65 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a66 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a67 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a68 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a69 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a70 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a71 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a72 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a73 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a74 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a75 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1617 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a76 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1638 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a77 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a78 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a79 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a80 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a81 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a82 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a83 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a84 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a85 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1827 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a86 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1848 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a87 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a88 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1890 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a89 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a90 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a91 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a92 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a93 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 1995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a94 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2016 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a95 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2037 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a96 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2058 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a97 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a98 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a99 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2121 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a100 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a101 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a102 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a103 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a104 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2226 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a105 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a106 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a107 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a108 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a109 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a110 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a111 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a112 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a113 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a114 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a115 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2457 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a116 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a117 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a118 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2520 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a119 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a120 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a121 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a122 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2604 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a123 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2625 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a124 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a125 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a126 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a127 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a128 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2730 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a129 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a130 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2772 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a131 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a132 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a133 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2835 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a134 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2856 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a135 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a136 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2898 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a137 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a138 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a139 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a140 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 2982 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a141 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3003 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a142 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3024 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a143 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3045 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a144 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3066 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a145 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a146 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a147 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3129 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a148 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a149 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a150 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a151 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a152 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a153 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a154 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3276 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a155 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3297 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a156 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a157 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a158 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3360 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a159 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3381 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a160 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a161 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a162 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a163 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3465 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a164 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a165 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3507 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a166 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3528 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a167 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3549 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a168 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a169 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a170 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a171 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a172 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a173 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3675 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a174 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a175 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3717 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a176 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3738 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a177 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a178 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3780 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a179 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a180 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3822 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a181 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3843 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a182 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a183 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3885 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a184 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a185 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a186 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3948 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a187 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3969 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a188 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 3990 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a189 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4011 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a190 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a191 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4053 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a192 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4074 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a193 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a194 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4116 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a195 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a196 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a197 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a198 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a199 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4221 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a200 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4242 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a201 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a202 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4284 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a203 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a204 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a205 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a206 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a207 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4389 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a208 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a209 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a210 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4452 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a211 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a212 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a213 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4515 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a214 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a215 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4557 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a216 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a217 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a218 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4620 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a219 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4641 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a220 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a221 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4683 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a222 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4704 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a223 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4725 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a224 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a225 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a226 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a227 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4809 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a228 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a229 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4851 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a230 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4872 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a231 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a232 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4914 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a233 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a234 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4956 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a235 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a236 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 4998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a237 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5019 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a238 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a239 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5061 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a240 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5082 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a241 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a242 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5124 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a243 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a244 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a245 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a246 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5208 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a247 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5229 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a248 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a249 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a250 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5292 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a251 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5313 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a252 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a253 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a254 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5376 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a255 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5397 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a256 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5418 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a257 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a258 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a259 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5481 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a260 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a261 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5523 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a262 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a263 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a264 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a265 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a266 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a267 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5649 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a268 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a269 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5691 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a270 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a271 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a272 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5754 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a273 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a274 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5796 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a275 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5817 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a276 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5838 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a277 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a278 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a279 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5901 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a280 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5922 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a281 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a282 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5964 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a283 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 5985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a284 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6006 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a285 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6027 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a286 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6048 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a287 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6069 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a288 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a289 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a290 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6132 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a291 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6153 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a292 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a293 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a294 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6216 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a295 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a296 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a297 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a298 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a299 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6321 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a300 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6342 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a301 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6363 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a302 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a303 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 6405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 87 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651244 "|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a303"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544100651244 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544100651244 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[0\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[1\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[2\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[3\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[4\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[5\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[6\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[7\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[8\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[9\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[10\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[11\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[12\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[13\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[14\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[15\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[16\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[17\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[18\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[19\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[20\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[21\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[22\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[23\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[24\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[25\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[26\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[27\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[28\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[29\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[30\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[31\] " "Synthesized away node \"skeleton:processor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[0\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[1\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[2\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[3\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[4\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[5\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[6\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[7\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[8\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[9\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[10\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[11\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[12\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[13\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[14\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[15\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[16\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[17\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[18\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[19\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[20\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[21\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[22\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[23\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[24\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[25\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[26\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[27\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[28\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[29\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[30\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[31\] " "Synthesized away node \"skeleton:processor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544100651346 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/pll.v" 90 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100651346 "|graphics|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544100651346 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544100651346 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[12\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[12\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[11\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[11\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[10\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[10\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[9\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[9\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[8\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[8\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[7\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[7\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[6\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[6\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[5\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[5\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[4\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[4\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[3\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[3\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[2\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[2\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[1\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[1\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[0\]\" " "Converted tri-state node \"vga_controller:vga_ins\|leaderboard:ledaerz\|score_ADDR\[0\]\" into a selector" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 353 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100651937 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1544100651937 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|Mult0\"" {  } { { "vga_controller.v" "Mult0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod1\"" {  } { { "vga_controller.v" "Mod1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod2\"" {  } { { "vga_controller.v" "Mod2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|leaderboard:ledaerz\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|leaderboard:ledaerz\|Mod0\"" {  } { { "leaderboard.v" "Mod0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|leaderboard:ledaerz\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|leaderboard:ledaerz\|Mod6\"" {  } { { "leaderboard.v" "Mod6" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|leaderboard:ledaerz\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|leaderboard:ledaerz\|Mod2\"" {  } { { "leaderboard.v" "Mod2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|leaderboard:ledaerz\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|leaderboard:ledaerz\|Mod4\"" {  } { { "leaderboard.v" "Mod4" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|leaderboard:ledaerz\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|leaderboard:ledaerz\|Mod7\"" {  } { { "leaderboard.v" "Mod7" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|leaderboard:ledaerz\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|leaderboard:ledaerz\|Mod1\"" {  } { { "leaderboard.v" "Mod1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|leaderboard:ledaerz\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|leaderboard:ledaerz\|Mod3\"" {  } { { "leaderboard.v" "Mod3" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|leaderboard:ledaerz\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|leaderboard:ledaerz\|Mod5\"" {  } { { "leaderboard.v" "Mod5" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|number:numz\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|number:numz\|Mult0\"" {  } { { "number.v" "Mult0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|countdown:downz\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|countdown:downz\|Mult0\"" {  } { { "countdown.v" "Mult0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|letter:letterz\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|letter:letterz\|Mult2\"" {  } { { "letter.v" "Mult2" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|letter:letterz\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|letter:letterz\|Mod0\"" {  } { { "letter.v" "Mod0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|letter:letterz\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|letter:letterz\|Mod1\"" {  } { { "letter.v" "Mod1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|letter:letterz\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|letter:letterz\|Mult1\"" {  } { { "letter.v" "Mult1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|letter:letterz\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|letter:letterz\|Mult0\"" {  } { { "letter.v" "Mult0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100653915 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544100653915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100654020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654020 ""}  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100654020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100654300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654301 ""}  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100654301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100654410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654410 ""}  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100654410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gft " "Found entity 1: mult_gft" {  } { { "db/mult_gft.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/mult_gft.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod1\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100654509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654509 ""}  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100654509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod2\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 237 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100654646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod2 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654646 ""}  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 237 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100654646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/lpm_divide_4bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod7\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100654814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod7 " "Instantiated megafunction \"vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654814 ""}  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100654814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/lpm_divide_s9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/sign_div_unsign_hkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m4f " "Found entity 1: alt_u_div_m4f" {  } { { "db/alt_u_div_m4f.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/alt_u_div_m4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod1\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100654936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100654936 ""}  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100654936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100654995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100654995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod3\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod3 " "Instantiated megafunction \"vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655060 ""}  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r9m " "Found entity 1: lpm_divide_r9m" {  } { { "db/lpm_divide_r9m.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/lpm_divide_r9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gkh " "Found entity 1: sign_div_unsign_gkh" {  } { { "db/sign_div_unsign_gkh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/sign_div_unsign_gkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k4f " "Found entity 1: alt_u_div_k4f" {  } { { "db/alt_u_div_k4f.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/alt_u_div_k4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod5\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod5 " "Instantiated megafunction \"vga_controller:vga_ins\|leaderboard:ledaerz\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655172 ""}  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655185 ""}  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\|multcore:mult_core vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655244 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|number:numz\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|countdown:downz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|countdown:downz\|lpm_mult:Mult0\"" {  } { { "countdown.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|countdown:downz\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|countdown:downz\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655313 ""}  } { { "countdown.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\"" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2 " "Instantiated megafunction \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655327 ""}  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\|multcore:mult_core vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655442 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\|altshift:external_latency_ffs vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|letter:letterz\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_divide:Mod0\"" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|letter:letterz\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|letter:letterz\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655454 ""}  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|letter:letterz\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_divide:Mod1\"" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|letter:letterz\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|letter:letterz\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655572 ""}  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\"" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655583 ""}  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\|multcore:mult_core vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\"" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100655666 ""}  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100655666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|multcore:mult_core vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100655744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100655744 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100655750 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544100656695 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1544100656778 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1544100656778 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|ram_block1a0 " "Synthesized away node \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_p2a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } } { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 19 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 418 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100656824 "|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|ram_block1a1 " "Synthesized away node \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_p2a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } } { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 19 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 418 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100656824 "|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544100656824 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544100656824 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|file_index\[0\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|file_index\[0\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|file_index\[1\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|file_index\[1\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|file_index\[2\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|file_index\[2\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|file_index\[3\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|file_index\[3\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|file_index\[4\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|file_index\[4\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|file_index\[5\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|file_index\[5\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|file_index\[6\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|file_index\[6\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|file_index\[7\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|file_index\[7\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[4\] vga_controller:vga_ins\|color_index\[4\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[4\]\" to the node \"vga_controller:vga_ins\|color_index\[4\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[4\] vga_controller:vga_ins\|color_index\[4\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[4\]\" to the node \"vga_controller:vga_ins\|color_index\[4\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[6\] vga_controller:vga_ins\|color_index\[6\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[6\]\" to the node \"vga_controller:vga_ins\|color_index\[6\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[6\] vga_controller:vga_ins\|color_index\[6\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[6\]\" to the node \"vga_controller:vga_ins\|color_index\[6\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[0\] vga_controller:vga_ins\|color_index\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[0\]\" to the node \"vga_controller:vga_ins\|color_index\[0\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[0\] vga_controller:vga_ins\|color_index\[0\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[0\]\" to the node \"vga_controller:vga_ins\|color_index\[0\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[1\] vga_controller:vga_ins\|color_index\[1\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[1\]\" to the node \"vga_controller:vga_ins\|color_index\[1\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[1\] vga_controller:vga_ins\|color_index\[1\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[1\]\" to the node \"vga_controller:vga_ins\|color_index\[1\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[2\] vga_controller:vga_ins\|color_index\[2\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[2\]\" to the node \"vga_controller:vga_ins\|color_index\[2\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[2\] vga_controller:vga_ins\|color_index\[2\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[2\]\" to the node \"vga_controller:vga_ins\|color_index\[2\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[3\] vga_controller:vga_ins\|color_index\[3\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[3\]\" to the node \"vga_controller:vga_ins\|color_index\[3\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[3\] vga_controller:vga_ins\|color_index\[3\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[3\]\" to the node \"vga_controller:vga_ins\|color_index\[3\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[5\] vga_controller:vga_ins\|color_index\[5\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[5\]\" to the node \"vga_controller:vga_ins\|color_index\[5\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[5\] vga_controller:vga_ins\|color_index\[5\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[5\]\" to the node \"vga_controller:vga_ins\|color_index\[5\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[7\] vga_controller:vga_ins\|color_index\[7\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[7\]\" to the node \"vga_controller:vga_ins\|color_index\[7\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[7\] vga_controller:vga_ins\|color_index\[7\] " "Removed fan-out from the always-disabled I/O buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[7\]\" to the node \"vga_controller:vga_ins\|color_index\[7\]\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100656829 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1544100656829 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[5\] vga_controller:vga_ins\|color_index\[5\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[5\]\" to the node \"vga_controller:vga_ins\|color_index\[5\]\" into a wire" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[5\] vga_controller:vga_ins\|color_index\[5\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[5\]\" to the node \"vga_controller:vga_ins\|color_index\[5\]\" into a wire" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|hundred_thousands_place\[0\] vga_controller:vga_ins\|number:numz\|display_num\[0\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|hundred_thousands_place\[0\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[0\]\" into a wire" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|hundred_thousands_place\[1\] vga_controller:vga_ins\|number:numz\|display_num\[1\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|hundred_thousands_place\[1\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[1\]\" into a wire" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|thousands_place\[2\] vga_controller:vga_ins\|number:numz\|display_num\[2\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|thousands_place\[2\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[2\]\" into a wire" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|ten_thousands_place\[2\] vga_controller:vga_ins\|number:numz\|display_num\[2\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|ten_thousands_place\[2\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[2\]\" into a wire" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|hundred_thousands_place\[2\] vga_controller:vga_ins\|number:numz\|display_num\[2\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|hundred_thousands_place\[2\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[2\]\" into a wire" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|ones_place\[3\] vga_controller:vga_ins\|number:numz\|display_num\[3\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|ones_place\[3\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[3\]\" into a wire" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|tens_place\[3\] vga_controller:vga_ins\|number:numz\|display_num\[3\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|tens_place\[3\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[3\]\" into a wire" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "vga_controller:vga_ins\|hundred_thousands_place\[3\] vga_controller:vga_ins\|number:numz\|display_num\[3\] " "Converted the fanout from the open-drain buffer \"vga_controller:vga_ins\|hundred_thousands_place\[3\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[3\]\" into a wire" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100656860 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1544100656860 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|file_index\[0\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|file_index\[0\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|file_index\[1\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|file_index\[1\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|file_index\[2\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|file_index\[2\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|file_index\[3\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|file_index\[3\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|file_index\[4\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|file_index\[4\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|file_index\[5\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|file_index\[5\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|file_index\[6\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|file_index\[6\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|file_index\[7\] vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|file_index\[7\]\" to the node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|crest:crestz\|crest_index\[0\] vga_controller:vga_ins\|file_index\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|crest:crestz\|crest_index\[0\]\" to the node \"vga_controller:vga_ins\|file_index\[0\]\" into an OR gate" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|color_index\[0\] vga_controller:vga_ins\|file_index\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|color_index\[0\]\" to the node \"vga_controller:vga_ins\|file_index\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|crest:crestz\|crest_index\[1\] vga_controller:vga_ins\|file_index\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|crest:crestz\|crest_index\[1\]\" to the node \"vga_controller:vga_ins\|file_index\[1\]\" into an OR gate" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|color_index\[1\] vga_controller:vga_ins\|file_index\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|color_index\[1\]\" to the node \"vga_controller:vga_ins\|file_index\[1\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|crest:crestz\|crest_index\[2\] vga_controller:vga_ins\|file_index\[2\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|crest:crestz\|crest_index\[2\]\" to the node \"vga_controller:vga_ins\|file_index\[2\]\" into an OR gate" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|color_index\[2\] vga_controller:vga_ins\|file_index\[2\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|color_index\[2\]\" to the node \"vga_controller:vga_ins\|file_index\[2\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|crest:crestz\|crest_index\[3\] vga_controller:vga_ins\|file_index\[3\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|crest:crestz\|crest_index\[3\]\" to the node \"vga_controller:vga_ins\|file_index\[3\]\" into an OR gate" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|color_index\[3\] vga_controller:vga_ins\|file_index\[3\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|color_index\[3\]\" to the node \"vga_controller:vga_ins\|file_index\[3\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|crest:crestz\|crest_index\[4\] vga_controller:vga_ins\|file_index\[4\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|crest:crestz\|crest_index\[4\]\" to the node \"vga_controller:vga_ins\|file_index\[4\]\" into an OR gate" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|color_index\[4\] vga_controller:vga_ins\|file_index\[4\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|color_index\[4\]\" to the node \"vga_controller:vga_ins\|file_index\[4\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|crest:crestz\|crest_index\[5\] vga_controller:vga_ins\|file_index\[5\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|crest:crestz\|crest_index\[5\]\" to the node \"vga_controller:vga_ins\|file_index\[5\]\" into an OR gate" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|color_index\[5\] vga_controller:vga_ins\|file_index\[5\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|color_index\[5\]\" to the node \"vga_controller:vga_ins\|file_index\[5\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|crest:crestz\|crest_index\[6\] vga_controller:vga_ins\|file_index\[6\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|crest:crestz\|crest_index\[6\]\" to the node \"vga_controller:vga_ins\|file_index\[6\]\" into an OR gate" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|color_index\[6\] vga_controller:vga_ins\|file_index\[6\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|color_index\[6\]\" to the node \"vga_controller:vga_ins\|file_index\[6\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|crest:crestz\|crest_index\[7\] vga_controller:vga_ins\|file_index\[7\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|crest:crestz\|crest_index\[7\]\" to the node \"vga_controller:vga_ins\|file_index\[7\]\" into an OR gate" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|color_index\[7\] vga_controller:vga_ins\|file_index\[7\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|color_index\[7\]\" to the node \"vga_controller:vga_ins\|file_index\[7\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|number:numz\|display_num\[0\] vga_controller:vga_ins\|number:numz\|Add0 " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|number:numz\|display_num\[0\]\" to the node \"vga_controller:vga_ins\|number:numz\|Add0\" into an OR gate" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|number:numz\|display_num\[1\] vga_controller:vga_ins\|number:numz\|Add0 " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|number:numz\|display_num\[1\]\" to the node \"vga_controller:vga_ins\|number:numz\|Add0\" into an OR gate" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|number:numz\|display_num\[2\] vga_controller:vga_ins\|number:numz\|Add0 " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|number:numz\|display_num\[2\]\" to the node \"vga_controller:vga_ins\|number:numz\|Add0\" into an OR gate" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|number:numz\|display_num\[3\] vga_controller:vga_ins\|number:numz\|Add0 " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|number:numz\|display_num\[3\]\" to the node \"vga_controller:vga_ins\|number:numz\|Add0\" into an OR gate" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[0\] vga_controller:vga_ins\|color_index\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[0\]\" to the node \"vga_controller:vga_ins\|color_index\[0\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[0\] vga_controller:vga_ins\|color_index\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[0\]\" to the node \"vga_controller:vga_ins\|color_index\[0\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[1\] vga_controller:vga_ins\|color_index\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[1\]\" to the node \"vga_controller:vga_ins\|color_index\[1\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[1\] vga_controller:vga_ins\|color_index\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[1\]\" to the node \"vga_controller:vga_ins\|color_index\[1\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[2\] vga_controller:vga_ins\|color_index\[2\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[2\]\" to the node \"vga_controller:vga_ins\|color_index\[2\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[2\] vga_controller:vga_ins\|color_index\[2\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[2\]\" to the node \"vga_controller:vga_ins\|color_index\[2\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[3\] vga_controller:vga_ins\|color_index\[3\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[3\]\" to the node \"vga_controller:vga_ins\|color_index\[3\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[3\] vga_controller:vga_ins\|color_index\[3\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[3\]\" to the node \"vga_controller:vga_ins\|color_index\[3\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[4\] vga_controller:vga_ins\|color_index\[4\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[4\]\" to the node \"vga_controller:vga_ins\|color_index\[4\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[4\] vga_controller:vga_ins\|color_index\[4\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[4\]\" to the node \"vga_controller:vga_ins\|color_index\[4\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[6\] vga_controller:vga_ins\|color_index\[6\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[6\]\" to the node \"vga_controller:vga_ins\|color_index\[6\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[6\] vga_controller:vga_ins\|color_index\[6\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[6\]\" to the node \"vga_controller:vga_ins\|color_index\[6\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[7\] vga_controller:vga_ins\|color_index\[7\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp1\|box_color\[7\]\" to the node \"vga_controller:vga_ins\|color_index\[7\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[7\] vga_controller:vga_ins\|color_index\[7\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|four_by_four:boxp2\|box_color\[7\]\" to the node \"vga_controller:vga_ins\|color_index\[7\]\" into an OR gate" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|ones_place\[0\] vga_controller:vga_ins\|number:numz\|display_num\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|ones_place\[0\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|tens_place\[0\] vga_controller:vga_ins\|number:numz\|display_num\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|tens_place\[0\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|hundreds_place\[0\] vga_controller:vga_ins\|number:numz\|display_num\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|hundreds_place\[0\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|thousands_place\[0\] vga_controller:vga_ins\|number:numz\|display_num\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|thousands_place\[0\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|ten_thousands_place\[0\] vga_controller:vga_ins\|number:numz\|display_num\[0\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|ten_thousands_place\[0\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[0\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|ones_place\[1\] vga_controller:vga_ins\|number:numz\|display_num\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|ones_place\[1\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[1\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|tens_place\[1\] vga_controller:vga_ins\|number:numz\|display_num\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|tens_place\[1\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[1\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|hundreds_place\[1\] vga_controller:vga_ins\|number:numz\|display_num\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|hundreds_place\[1\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[1\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|thousands_place\[1\] vga_controller:vga_ins\|number:numz\|display_num\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|thousands_place\[1\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[1\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|ten_thousands_place\[1\] vga_controller:vga_ins\|number:numz\|display_num\[1\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|ten_thousands_place\[1\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[1\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|ones_place\[2\] vga_controller:vga_ins\|number:numz\|display_num\[2\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|ones_place\[2\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[2\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|tens_place\[2\] vga_controller:vga_ins\|number:numz\|display_num\[2\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|tens_place\[2\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[2\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|hundreds_place\[2\] vga_controller:vga_ins\|number:numz\|display_num\[2\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|hundreds_place\[2\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[2\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|hundreds_place\[3\] vga_controller:vga_ins\|number:numz\|display_num\[3\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|hundreds_place\[3\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[3\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|thousands_place\[3\] vga_controller:vga_ins\|number:numz\|display_num\[3\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|thousands_place\[3\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[3\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "vga_controller:vga_ins\|ten_thousands_place\[3\] vga_controller:vga_ins\|number:numz\|display_num\[3\] " "Converted the fan-out from the tri-state buffer \"vga_controller:vga_ins\|ten_thousands_place\[3\]\" to the node \"vga_controller:vga_ins\|number:numz\|display_num\[3\]\" into an OR gate" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 355 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100656861 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1544100656861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544100659704 "|graphics|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544100659704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544100659919 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1780 " "1780 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544100662649 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\|altsyncram_6da1:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\|altsyncram_6da1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6da1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turn.v" 81 0 0 } } { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 15 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 428 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100662687 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_c9a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightnin.v" 81 0 0 } } { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 15 0 0 } } { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 434 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 110 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100662688 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[1\]~14 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[1\]~14\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[1\]~14" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100662711 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1544100662711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/output_files/graphics.map.smsg " "Generated suppressed messages file C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/output_files/graphics.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100663211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544100664049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100664049 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 107 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 78 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544100664257 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 107 0 0 } } { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 78 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544100664259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100664551 "|graphics|resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "leaderboard " "No output dependent on input pin \"leaderboard\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100664551 "|graphics|leaderboard"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "times_up " "No output dependent on input pin \"times_up\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544100664551 "|graphics|times_up"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544100664551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4385 " "Implemented 4385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544100664560 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544100664560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4221 " "Implemented 4221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544100664560 ""} { "Info" "ICUT_CUT_TM_RAMS" "86 " "Implemented 86 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544100664560 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544100664560 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544100664560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544100664560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 977 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 977 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5138 " "Peak virtual memory: 5138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544100664816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 07:51:04 2018 " "Processing ended: Thu Dec 06 07:51:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544100664816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544100664816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544100664816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100664816 ""}
