{
  "processor": "IIT AGX",
  "manufacturer": "IIT (Integrated Information Technology)",
  "year": 1993,
  "schema_version": "1.0",
  "source": "AGX datasheet",
  "instruction_count": 20,
  "instructions": [
    {"mnemonic": "LINE", "opcode": "0x00", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Draw line; setup + per-pixel Bresenham"},
    {"mnemonic": "RECT", "opcode": "0x01", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Rectangle fill; 2 cycles setup + per-scanline"},
    {"mnemonic": "PIXSET", "opcode": "0x10", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "xy", "flags_affected": "none", "notes": "Set single pixel at X,Y coordinate"},
    {"mnemonic": "PIXGET", "opcode": "0x11", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "xy", "flags_affected": "none", "notes": "Read pixel at X,Y coordinate"},
    {"mnemonic": "PIXROP", "opcode": "0x12", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "xy", "flags_affected": "none", "notes": "Pixel raster operation (16 ROP modes)"},
    {"mnemonic": "COLSET", "opcode": "0x13", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set foreground/background color"},
    {"mnemonic": "REGRW", "opcode": "0x20", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Read/write internal register"},
    {"mnemonic": "REGSET", "opcode": "0x21", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set register immediate"},
    {"mnemonic": "MODESET", "opcode": "0x22", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set display mode register"},
    {"mnemonic": "MEMRD", "opcode": "0x30", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "linear", "flags_affected": "none", "notes": "Read from VRAM"},
    {"mnemonic": "MEMWR", "opcode": "0x31", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "linear", "flags_affected": "none", "notes": "Write to VRAM"},
    {"mnemonic": "FBLT", "opcode": "0x32", "bytes": 8, "cycles": 2, "category": "block", "addressing_mode": "block", "flags_affected": "none", "notes": "Forward block transfer (BitBlt); 2 + per-pixel"},
    {"mnemonic": "RBLT", "opcode": "0x33", "bytes": 8, "cycles": 2, "category": "block", "addressing_mode": "block", "flags_affected": "none", "notes": "Reverse block transfer"},
    {"mnemonic": "BLTROP", "opcode": "0x34", "bytes": 8, "cycles": 3, "category": "block", "addressing_mode": "block", "flags_affected": "none", "notes": "Block transfer with ROP"},
    {"mnemonic": "WAIT", "opcode": "0x40", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for engine idle"},
    {"mnemonic": "BRANCH", "opcode": "0x41", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch in command stream"},
    {"mnemonic": "INT", "opcode": "0x42", "bytes": 4, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Generate interrupt to host CPU"},
    {"mnemonic": "SYNC", "opcode": "0x43", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Synchronize pipeline"},
    {"mnemonic": "NOP", "opcode": "0xFF", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "CURSET", "opcode": "0x50", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "xy", "flags_affected": "none", "notes": "Set hardware cursor position"}
  ]
}
