Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Apr 10 13:05:40 2016
| Host         : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BD_counter_display_wrapper_timing_summary_routed.rpt -rpx BD_counter_display_wrapper_timing_summary_routed.rpx
| Design       : BD_counter_display_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.402        0.000                      0                  116        0.131        0.000                      0                  116        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.402        0.000                      0                  116        0.131        0.000                      0                  116        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.840ns (25.195%)  route 2.494ns (74.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.607     8.415    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X83Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.603    14.789    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[1]/C
                         clock pessimism              0.268    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X83Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.816    BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.840ns (25.195%)  route 2.494ns (74.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.607     8.415    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X83Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.603    14.789    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[2]/C
                         clock pessimism              0.268    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X83Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.816    BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.840ns (25.195%)  route 2.494ns (74.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.607     8.415    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X83Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.603    14.789    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[3]/C
                         clock pessimism              0.268    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X83Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.816    BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.840ns (25.475%)  route 2.457ns (74.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.570     8.378    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X83Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.604    14.790    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[0]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X83Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.817    BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.840ns (25.475%)  route 2.457ns (74.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.570     8.378    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X83Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.604    14.790    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[1]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X83Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.817    BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.840ns (25.475%)  route 2.457ns (74.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.570     8.378    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X82Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.604    14.790    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[2]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X82Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.817    BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.840ns (25.475%)  route 2.457ns (74.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.570     8.378    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X82Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.604    14.790    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[3]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X82Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.817    BD_counter_display_i/BinToBCD16_0/U0/BCD3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.840ns (25.475%)  route 2.457ns (74.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.570     8.378    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X82Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.604    14.790    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[0]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X82Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.817    BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.840ns (25.475%)  route 2.457ns (74.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.570     8.378    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X83Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.604    14.790    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[1]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X83Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.817    BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.840ns (25.475%)  route 2.457ns (74.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.722     5.081    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  BD_counter_display_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=53, routed)          1.294     6.794    BD_counter_display_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y86         LUT6 (Prop_lut6_I4_O)        0.297     7.091 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.593     7.684    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.808 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.570     8.378    BD_counter_display_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X82Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.604    14.790    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[2]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X82Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.817    BD_counter_display_i/BinToBCD16_0/U0/BCD4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.436    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X89Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[3]/Q
                         net (fo=3, routed)           0.078     1.656    BD_counter_display_i/BinToBCD16_0/U0/index_c[3]
    SLICE_X88Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.701 r  BD_counter_display_i/BinToBCD16_0/U0/index_c[4]_i_2/O
                         net (fo=1, routed)           0.000     1.701    BD_counter_display_i/BinToBCD16_0/U0/index_c[4]_i_2_n_0
    SLICE_X88Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     1.943    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X88Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[4]/C
                         clock pessimism             -0.493     1.449    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.120     1.569    BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.733%)  route 0.077ns (29.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.435    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X82Y85         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[2]/Q
                         net (fo=6, routed)           0.077     1.653    BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg_n_0_[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.698 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.698    BD_counter_display_i/BinToBCD16_0/U0/BCD4_n[1]
    SLICE_X83Y85         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.873     1.942    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
                         clock pessimism             -0.493     1.448    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.092     1.540    BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.601     1.434    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[0]/Q
                         net (fo=9, routed)           0.110     1.686    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg_n_0_[0]
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.731 r  BD_counter_display_i/BinToBCD16_0/U0/BCD0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    BD_counter_display_i/BinToBCD16_0/U0/BCD0[0]_i_1_n_0
    SLICE_X84Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     1.940    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X84Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[0]/C
                         clock pessimism             -0.492     1.447    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.120     1.567    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.348%)  route 0.156ns (45.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.436    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X86Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/Q
                         net (fo=7, routed)           0.156     1.734    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg_n_0_[1]
    SLICE_X84Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  BD_counter_display_i/BinToBCD16_0/U0/BCD0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    BD_counter_display_i/BinToBCD16_0/U0/BCD0[1]_i_1_n_0
    SLICE_X84Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.873     1.942    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X84Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[1]/C
                         clock pessimism             -0.469     1.472    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121     1.593    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.032%)  route 0.158ns (45.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.436    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X86Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/Q
                         net (fo=7, routed)           0.158     1.736    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg_n_0_[1]
    SLICE_X84Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  BD_counter_display_i/BinToBCD16_0/U0/BCD0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    BD_counter_display_i/BinToBCD16_0/U0/BCD0[2]_i_1_n_0
    SLICE_X84Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.873     1.942    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X84Y86         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism             -0.469     1.472    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.120     1.592    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.601     1.434    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  BD_counter_display_i/BinToBCD16_0/U0/BCD2_c_reg[0]/Q
                         net (fo=9, routed)           0.161     1.737    BD_counter_display_i/BinToBCD16_0/U0/BCD2_c_reg_n_0_[0]
    SLICE_X84Y83         LUT4 (Prop_lut4_I2_O)        0.045     1.782 r  BD_counter_display_i/BinToBCD16_0/U0/BCD2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    BD_counter_display_i/BinToBCD16_0/U0/BCD2[0]_i_1_n_0
    SLICE_X84Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     1.940    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X84Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD2_reg[0]/C
                         clock pessimism             -0.492     1.447    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.121     1.568    BD_counter_display_i/BinToBCD16_0/U0/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.600     1.433    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X88Y68         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[5]/Q
                         net (fo=1, routed)           0.137     1.734    BD_counter_display_i/BinToBCD16_0/U0/int_rg_c[5]
    SLICE_X88Y68         LUT3 (Prop_lut3_I0_O)        0.044     1.778 r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c[6]_i_1/O
                         net (fo=1, routed)           0.000     1.778    BD_counter_display_i/BinToBCD16_0/U0/int_rg_n[6]
    SLICE_X88Y68         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.870     1.939    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X88Y68         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.131     1.564    BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.286%)  route 0.133ns (41.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.435    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[1]/Q
                         net (fo=6, routed)           0.133     1.709    BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg_n_0_[1]
    SLICE_X82Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.754    BD_counter_display_i/BinToBCD16_0/U0/BCD4_n[3]
    SLICE_X82Y85         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.873     1.942    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X82Y85         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
                         clock pessimism             -0.493     1.448    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.092     1.540    BD_counter_display_i/BinToBCD16_0/U0/BCD4_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.601     1.434    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_c_reg[0]/Q
                         net (fo=9, routed)           0.162     1.738    BD_counter_display_i/BinToBCD16_0/U0/BCD1_c_reg_n_0_[0]
    SLICE_X84Y83         LUT4 (Prop_lut4_I2_O)        0.045     1.783 r  BD_counter_display_i/BinToBCD16_0/U0/BCD1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    BD_counter_display_i/BinToBCD16_0/U0/BCD1[0]_i_1_n_0
    SLICE_X84Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     1.940    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X84Y83         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism             -0.492     1.447    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.121     1.568    BD_counter_display_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.430    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.148     1.578 r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[12]/Q
                         net (fo=1, routed)           0.093     1.671    BD_counter_display_i/BinToBCD16_0/U0/int_rg_c[12]
    SLICE_X88Y77         LUT3 (Prop_lut3_I0_O)        0.099     1.770 r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c[13]_i_1/O
                         net (fo=1, routed)           0.000     1.770    BD_counter_display_i/BinToBCD16_0/U0/int_rg_n[13]
    SLICE_X88Y77         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     1.935    BD_counter_display_i/BinToBCD16_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[13]/C
                         clock pessimism             -0.504     1.430    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.121     1.551    BD_counter_display_i/BinToBCD16_0/U0/int_rg_c_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y83    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    BD_counter_display_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    BD_counter_display_i/BinToBCD16_0/U0/index_c_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    BD_counter_display_i/DC32_0/U0/div_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    BD_counter_display_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    BD_counter_display_i/BinToBCD16_0/U0/BCD2_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    BD_counter_display_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    BD_counter_display_i/BinToBCD16_0/U0/BCD0_reg[1]/C



