<profile>

<section name = "Vitis HLS Report for 'stage_N_Pipeline_VITIS_LOOP_57_1'" level="0">
<item name = "Date">Wed Nov 15 15:58:20 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50 ns, 1.196 ns, 0.68 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">393, 393, 0.983 us, 0.983 us, 393, 393, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_57_1">391, 391, 3, 1, 1, 390, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 64, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln57_fu_75_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln57_fu_69_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_v4_1">9, 2, 9, 18</column>
<column name="out_Ax_fifo1_blk_n">9, 2, 1, 2</column>
<column name="v4_fu_38">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="out_Ax_fifo1_read_reg_110">32, 0, 32, 0</column>
<column name="v4_1_reg_101">9, 0, 9, 0</column>
<column name="v4_1_reg_101_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="v4_fu_38">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stage_N_Pipeline_VITIS_LOOP_57_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stage_N_Pipeline_VITIS_LOOP_57_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stage_N_Pipeline_VITIS_LOOP_57_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stage_N_Pipeline_VITIS_LOOP_57_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stage_N_Pipeline_VITIS_LOOP_57_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stage_N_Pipeline_VITIS_LOOP_57_1, return value</column>
<column name="out_Ax_fifo1_dout">in, 32, ap_fifo, out_Ax_fifo1, pointer</column>
<column name="out_Ax_fifo1_num_data_valid">in, 10, ap_fifo, out_Ax_fifo1, pointer</column>
<column name="out_Ax_fifo1_fifo_cap">in, 10, ap_fifo, out_Ax_fifo1, pointer</column>
<column name="out_Ax_fifo1_empty_n">in, 1, ap_fifo, out_Ax_fifo1, pointer</column>
<column name="out_Ax_fifo1_read">out, 1, ap_fifo, out_Ax_fifo1, pointer</column>
<column name="v11_address0">out, 9, ap_memory, v11, array</column>
<column name="v11_ce0">out, 1, ap_memory, v11, array</column>
<column name="v11_we0">out, 1, ap_memory, v11, array</column>
<column name="v11_d0">out, 32, ap_memory, v11, array</column>
</table>
</item>
</section>
</profile>
