Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 30 21:31:44 2023
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |              26 |           10 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           10 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                      Enable Signal                     |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     |                                                        |                                 |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG     |                                                        | kittcars[3].pwm/pwm_inst/count0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG     |                                                        | kittcars[1].pwm/pwm_inst/count0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG     |                                                        | kittcars[2].pwm/pwm_inst/count0 |                4 |             16 |         4.00 |
|  internal_clk_BUFG | kittcars[3].kitt/moreLeds.internal_leds[15]_i_1__1_n_0 | rst_IBUF                        |                3 |             16 |         5.33 |
|  internal_clk_BUFG | kittcars[1].kitt/moreLeds.internal_leds[15]_i_1__0_n_0 | rst_IBUF                        |                3 |             16 |         5.33 |
|  internal_clk_BUFG | kittcars[2].kitt/moreLeds.internal_leds[15]_i_1_n_0    | rst_IBUF                        |                4 |             16 |         4.00 |
|  internal_clk_BUFG |                                                        | rst_IBUF                        |               10 |             26 |         2.60 |
|  clk_IBUF_BUFG     | clkDiv/count[0]_i_2__2_n_0                             | clkDiv/count[0]_i_1_n_0         |                9 |             33 |         3.67 |
+--------------------+--------------------------------------------------------+---------------------------------+------------------+----------------+--------------+


