// Seed: 1212593643
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    input wand id_7,
    input uwire id_8,
    input tri id_9,
    output tri0 id_10,
    input tri id_11,
    input tri0 id_12,
    output supply0 id_13,
    input uwire id_14,
    input wor id_15,
    output uwire id_16,
    output tri0 id_17,
    output tri id_18,
    input supply0 id_19,
    output wand id_20,
    output uwire id_21,
    input tri id_22,
    input wor id_23
);
  wire id_25, id_26, id_27, id_28, id_29;
  wire id_30;
  ;
  wire [1 : !  1 'b0] id_31;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    output supply1 id_4,
    input tri0 id_5,
    input uwire id_6
);
  assign id_4 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2,
      id_5,
      id_1,
      id_2,
      id_6,
      id_4,
      id_2,
      id_6,
      id_1,
      id_4,
      id_1,
      id_6,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
