
GI_interrupt.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003d0  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 9b 01 	jmp	0x336	; 0x336 <__vector_1>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 c1 01 	call	0x382	; 0x382 <main>
  64:	0c 94 e6 01 	jmp	0x3cc	; 0x3cc <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <DIO_set_pin_direction>:
  6c:	81 30       	cpi	r24, 0x01	; 1
  6e:	09 f1       	breq	.+66     	; 0xb2 <DIO_set_pin_direction+0x46>
  70:	81 30       	cpi	r24, 0x01	; 1
  72:	30 f0       	brcs	.+12     	; 0x80 <DIO_set_pin_direction+0x14>
  74:	82 30       	cpi	r24, 0x02	; 2
  76:	b1 f1       	breq	.+108    	; 0xe4 <DIO_set_pin_direction+0x78>
  78:	83 30       	cpi	r24, 0x03	; 3
  7a:	09 f0       	breq	.+2      	; 0x7e <DIO_set_pin_direction+0x12>
  7c:	64 c0       	rjmp	.+200    	; 0x146 <DIO_set_pin_direction+0xda>
  7e:	4b c0       	rjmp	.+150    	; 0x116 <DIO_set_pin_direction+0xaa>
  80:	44 23       	and	r20, r20
  82:	59 f0       	breq	.+22     	; 0x9a <DIO_set_pin_direction+0x2e>
  84:	2a b3       	in	r18, 0x1a	; 26
  86:	81 e0       	ldi	r24, 0x01	; 1
  88:	90 e0       	ldi	r25, 0x00	; 0
  8a:	02 c0       	rjmp	.+4      	; 0x90 <DIO_set_pin_direction+0x24>
  8c:	88 0f       	add	r24, r24
  8e:	99 1f       	adc	r25, r25
  90:	6a 95       	dec	r22
  92:	e2 f7       	brpl	.-8      	; 0x8c <DIO_set_pin_direction+0x20>
  94:	28 2b       	or	r18, r24
  96:	2a bb       	out	0x1a, r18	; 26
  98:	08 95       	ret
  9a:	2a b3       	in	r18, 0x1a	; 26
  9c:	81 e0       	ldi	r24, 0x01	; 1
  9e:	90 e0       	ldi	r25, 0x00	; 0
  a0:	02 c0       	rjmp	.+4      	; 0xa6 <DIO_set_pin_direction+0x3a>
  a2:	88 0f       	add	r24, r24
  a4:	99 1f       	adc	r25, r25
  a6:	6a 95       	dec	r22
  a8:	e2 f7       	brpl	.-8      	; 0xa2 <DIO_set_pin_direction+0x36>
  aa:	80 95       	com	r24
  ac:	82 23       	and	r24, r18
  ae:	8a bb       	out	0x1a, r24	; 26
  b0:	08 95       	ret
  b2:	44 23       	and	r20, r20
  b4:	59 f0       	breq	.+22     	; 0xcc <DIO_set_pin_direction+0x60>
  b6:	27 b3       	in	r18, 0x17	; 23
  b8:	81 e0       	ldi	r24, 0x01	; 1
  ba:	90 e0       	ldi	r25, 0x00	; 0
  bc:	02 c0       	rjmp	.+4      	; 0xc2 <DIO_set_pin_direction+0x56>
  be:	88 0f       	add	r24, r24
  c0:	99 1f       	adc	r25, r25
  c2:	6a 95       	dec	r22
  c4:	e2 f7       	brpl	.-8      	; 0xbe <DIO_set_pin_direction+0x52>
  c6:	28 2b       	or	r18, r24
  c8:	27 bb       	out	0x17, r18	; 23
  ca:	08 95       	ret
  cc:	27 b3       	in	r18, 0x17	; 23
  ce:	81 e0       	ldi	r24, 0x01	; 1
  d0:	90 e0       	ldi	r25, 0x00	; 0
  d2:	02 c0       	rjmp	.+4      	; 0xd8 <DIO_set_pin_direction+0x6c>
  d4:	88 0f       	add	r24, r24
  d6:	99 1f       	adc	r25, r25
  d8:	6a 95       	dec	r22
  da:	e2 f7       	brpl	.-8      	; 0xd4 <DIO_set_pin_direction+0x68>
  dc:	80 95       	com	r24
  de:	82 23       	and	r24, r18
  e0:	87 bb       	out	0x17, r24	; 23
  e2:	08 95       	ret
  e4:	44 23       	and	r20, r20
  e6:	59 f0       	breq	.+22     	; 0xfe <DIO_set_pin_direction+0x92>
  e8:	24 b3       	in	r18, 0x14	; 20
  ea:	81 e0       	ldi	r24, 0x01	; 1
  ec:	90 e0       	ldi	r25, 0x00	; 0
  ee:	02 c0       	rjmp	.+4      	; 0xf4 <DIO_set_pin_direction+0x88>
  f0:	88 0f       	add	r24, r24
  f2:	99 1f       	adc	r25, r25
  f4:	6a 95       	dec	r22
  f6:	e2 f7       	brpl	.-8      	; 0xf0 <DIO_set_pin_direction+0x84>
  f8:	28 2b       	or	r18, r24
  fa:	24 bb       	out	0x14, r18	; 20
  fc:	08 95       	ret
  fe:	24 b3       	in	r18, 0x14	; 20
 100:	81 e0       	ldi	r24, 0x01	; 1
 102:	90 e0       	ldi	r25, 0x00	; 0
 104:	02 c0       	rjmp	.+4      	; 0x10a <DIO_set_pin_direction+0x9e>
 106:	88 0f       	add	r24, r24
 108:	99 1f       	adc	r25, r25
 10a:	6a 95       	dec	r22
 10c:	e2 f7       	brpl	.-8      	; 0x106 <DIO_set_pin_direction+0x9a>
 10e:	80 95       	com	r24
 110:	82 23       	and	r24, r18
 112:	84 bb       	out	0x14, r24	; 20
 114:	08 95       	ret
 116:	44 23       	and	r20, r20
 118:	59 f0       	breq	.+22     	; 0x130 <DIO_set_pin_direction+0xc4>
 11a:	21 b3       	in	r18, 0x11	; 17
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	02 c0       	rjmp	.+4      	; 0x126 <DIO_set_pin_direction+0xba>
 122:	88 0f       	add	r24, r24
 124:	99 1f       	adc	r25, r25
 126:	6a 95       	dec	r22
 128:	e2 f7       	brpl	.-8      	; 0x122 <DIO_set_pin_direction+0xb6>
 12a:	28 2b       	or	r18, r24
 12c:	21 bb       	out	0x11, r18	; 17
 12e:	08 95       	ret
 130:	21 b3       	in	r18, 0x11	; 17
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	02 c0       	rjmp	.+4      	; 0x13c <DIO_set_pin_direction+0xd0>
 138:	88 0f       	add	r24, r24
 13a:	99 1f       	adc	r25, r25
 13c:	6a 95       	dec	r22
 13e:	e2 f7       	brpl	.-8      	; 0x138 <DIO_set_pin_direction+0xcc>
 140:	80 95       	com	r24
 142:	82 23       	and	r24, r18
 144:	81 bb       	out	0x11, r24	; 17
 146:	08 95       	ret

00000148 <DIO_read_pin_value>:
 148:	81 30       	cpi	r24, 0x01	; 1
 14a:	51 f0       	breq	.+20     	; 0x160 <DIO_read_pin_value+0x18>
 14c:	81 30       	cpi	r24, 0x01	; 1
 14e:	30 f0       	brcs	.+12     	; 0x15c <DIO_read_pin_value+0x14>
 150:	82 30       	cpi	r24, 0x02	; 2
 152:	41 f0       	breq	.+16     	; 0x164 <DIO_read_pin_value+0x1c>
 154:	83 30       	cpi	r24, 0x03	; 3
 156:	79 f0       	breq	.+30     	; 0x176 <DIO_read_pin_value+0x2e>
 158:	80 e0       	ldi	r24, 0x00	; 0
 15a:	08 95       	ret
 15c:	89 b3       	in	r24, 0x19	; 25
 15e:	03 c0       	rjmp	.+6      	; 0x166 <DIO_read_pin_value+0x1e>
 160:	86 b3       	in	r24, 0x16	; 22
 162:	01 c0       	rjmp	.+2      	; 0x166 <DIO_read_pin_value+0x1e>
 164:	83 b3       	in	r24, 0x13	; 19
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	02 c0       	rjmp	.+4      	; 0x16e <DIO_read_pin_value+0x26>
 16a:	95 95       	asr	r25
 16c:	87 95       	ror	r24
 16e:	6a 95       	dec	r22
 170:	e2 f7       	brpl	.-8      	; 0x16a <DIO_read_pin_value+0x22>
 172:	81 70       	andi	r24, 0x01	; 1
 174:	08 95       	ret
 176:	80 b3       	in	r24, 0x10	; 16
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	02 c0       	rjmp	.+4      	; 0x180 <DIO_read_pin_value+0x38>
 17c:	95 95       	asr	r25
 17e:	87 95       	ror	r24
 180:	6a 95       	dec	r22
 182:	e2 f7       	brpl	.-8      	; 0x17c <DIO_read_pin_value+0x34>
 184:	81 70       	andi	r24, 0x01	; 1
 186:	08 95       	ret

00000188 <DIO_write_pin_value>:
 188:	81 30       	cpi	r24, 0x01	; 1
 18a:	09 f1       	breq	.+66     	; 0x1ce <DIO_write_pin_value+0x46>
 18c:	81 30       	cpi	r24, 0x01	; 1
 18e:	30 f0       	brcs	.+12     	; 0x19c <DIO_write_pin_value+0x14>
 190:	82 30       	cpi	r24, 0x02	; 2
 192:	b1 f1       	breq	.+108    	; 0x200 <DIO_write_pin_value+0x78>
 194:	83 30       	cpi	r24, 0x03	; 3
 196:	09 f0       	breq	.+2      	; 0x19a <DIO_write_pin_value+0x12>
 198:	64 c0       	rjmp	.+200    	; 0x262 <DIO_write_pin_value+0xda>
 19a:	4b c0       	rjmp	.+150    	; 0x232 <DIO_write_pin_value+0xaa>
 19c:	44 23       	and	r20, r20
 19e:	59 f0       	breq	.+22     	; 0x1b6 <DIO_write_pin_value+0x2e>
 1a0:	2b b3       	in	r18, 0x1b	; 27
 1a2:	81 e0       	ldi	r24, 0x01	; 1
 1a4:	90 e0       	ldi	r25, 0x00	; 0
 1a6:	02 c0       	rjmp	.+4      	; 0x1ac <DIO_write_pin_value+0x24>
 1a8:	88 0f       	add	r24, r24
 1aa:	99 1f       	adc	r25, r25
 1ac:	6a 95       	dec	r22
 1ae:	e2 f7       	brpl	.-8      	; 0x1a8 <DIO_write_pin_value+0x20>
 1b0:	28 2b       	or	r18, r24
 1b2:	2b bb       	out	0x1b, r18	; 27
 1b4:	08 95       	ret
 1b6:	2b b3       	in	r18, 0x1b	; 27
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	02 c0       	rjmp	.+4      	; 0x1c2 <DIO_write_pin_value+0x3a>
 1be:	88 0f       	add	r24, r24
 1c0:	99 1f       	adc	r25, r25
 1c2:	6a 95       	dec	r22
 1c4:	e2 f7       	brpl	.-8      	; 0x1be <DIO_write_pin_value+0x36>
 1c6:	80 95       	com	r24
 1c8:	82 23       	and	r24, r18
 1ca:	8b bb       	out	0x1b, r24	; 27
 1cc:	08 95       	ret
 1ce:	44 23       	and	r20, r20
 1d0:	59 f0       	breq	.+22     	; 0x1e8 <DIO_write_pin_value+0x60>
 1d2:	28 b3       	in	r18, 0x18	; 24
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	02 c0       	rjmp	.+4      	; 0x1de <DIO_write_pin_value+0x56>
 1da:	88 0f       	add	r24, r24
 1dc:	99 1f       	adc	r25, r25
 1de:	6a 95       	dec	r22
 1e0:	e2 f7       	brpl	.-8      	; 0x1da <DIO_write_pin_value+0x52>
 1e2:	28 2b       	or	r18, r24
 1e4:	28 bb       	out	0x18, r18	; 24
 1e6:	08 95       	ret
 1e8:	28 b3       	in	r18, 0x18	; 24
 1ea:	81 e0       	ldi	r24, 0x01	; 1
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	02 c0       	rjmp	.+4      	; 0x1f4 <DIO_write_pin_value+0x6c>
 1f0:	88 0f       	add	r24, r24
 1f2:	99 1f       	adc	r25, r25
 1f4:	6a 95       	dec	r22
 1f6:	e2 f7       	brpl	.-8      	; 0x1f0 <DIO_write_pin_value+0x68>
 1f8:	80 95       	com	r24
 1fa:	82 23       	and	r24, r18
 1fc:	88 bb       	out	0x18, r24	; 24
 1fe:	08 95       	ret
 200:	44 23       	and	r20, r20
 202:	59 f0       	breq	.+22     	; 0x21a <DIO_write_pin_value+0x92>
 204:	25 b3       	in	r18, 0x15	; 21
 206:	81 e0       	ldi	r24, 0x01	; 1
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	02 c0       	rjmp	.+4      	; 0x210 <DIO_write_pin_value+0x88>
 20c:	88 0f       	add	r24, r24
 20e:	99 1f       	adc	r25, r25
 210:	6a 95       	dec	r22
 212:	e2 f7       	brpl	.-8      	; 0x20c <DIO_write_pin_value+0x84>
 214:	28 2b       	or	r18, r24
 216:	25 bb       	out	0x15, r18	; 21
 218:	08 95       	ret
 21a:	25 b3       	in	r18, 0x15	; 21
 21c:	81 e0       	ldi	r24, 0x01	; 1
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	02 c0       	rjmp	.+4      	; 0x226 <DIO_write_pin_value+0x9e>
 222:	88 0f       	add	r24, r24
 224:	99 1f       	adc	r25, r25
 226:	6a 95       	dec	r22
 228:	e2 f7       	brpl	.-8      	; 0x222 <DIO_write_pin_value+0x9a>
 22a:	80 95       	com	r24
 22c:	82 23       	and	r24, r18
 22e:	85 bb       	out	0x15, r24	; 21
 230:	08 95       	ret
 232:	44 23       	and	r20, r20
 234:	59 f0       	breq	.+22     	; 0x24c <DIO_write_pin_value+0xc4>
 236:	22 b3       	in	r18, 0x12	; 18
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	02 c0       	rjmp	.+4      	; 0x242 <DIO_write_pin_value+0xba>
 23e:	88 0f       	add	r24, r24
 240:	99 1f       	adc	r25, r25
 242:	6a 95       	dec	r22
 244:	e2 f7       	brpl	.-8      	; 0x23e <DIO_write_pin_value+0xb6>
 246:	28 2b       	or	r18, r24
 248:	22 bb       	out	0x12, r18	; 18
 24a:	08 95       	ret
 24c:	22 b3       	in	r18, 0x12	; 18
 24e:	81 e0       	ldi	r24, 0x01	; 1
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	02 c0       	rjmp	.+4      	; 0x258 <DIO_write_pin_value+0xd0>
 254:	88 0f       	add	r24, r24
 256:	99 1f       	adc	r25, r25
 258:	6a 95       	dec	r22
 25a:	e2 f7       	brpl	.-8      	; 0x254 <DIO_write_pin_value+0xcc>
 25c:	80 95       	com	r24
 25e:	82 23       	and	r24, r18
 260:	82 bb       	out	0x12, r24	; 18
 262:	08 95       	ret

00000264 <DIO_toggle_pin_value>:
 264:	81 30       	cpi	r24, 0x01	; 1
 266:	91 f0       	breq	.+36     	; 0x28c <DIO_toggle_pin_value+0x28>
 268:	81 30       	cpi	r24, 0x01	; 1
 26a:	28 f0       	brcs	.+10     	; 0x276 <DIO_toggle_pin_value+0x12>
 26c:	82 30       	cpi	r24, 0x02	; 2
 26e:	c9 f0       	breq	.+50     	; 0x2a2 <DIO_toggle_pin_value+0x3e>
 270:	83 30       	cpi	r24, 0x03	; 3
 272:	61 f5       	brne	.+88     	; 0x2cc <DIO_toggle_pin_value+0x68>
 274:	21 c0       	rjmp	.+66     	; 0x2b8 <DIO_toggle_pin_value+0x54>
 276:	2b b3       	in	r18, 0x1b	; 27
 278:	81 e0       	ldi	r24, 0x01	; 1
 27a:	90 e0       	ldi	r25, 0x00	; 0
 27c:	02 c0       	rjmp	.+4      	; 0x282 <DIO_toggle_pin_value+0x1e>
 27e:	88 0f       	add	r24, r24
 280:	99 1f       	adc	r25, r25
 282:	6a 95       	dec	r22
 284:	e2 f7       	brpl	.-8      	; 0x27e <DIO_toggle_pin_value+0x1a>
 286:	28 27       	eor	r18, r24
 288:	2b bb       	out	0x1b, r18	; 27
 28a:	08 95       	ret
 28c:	28 b3       	in	r18, 0x18	; 24
 28e:	81 e0       	ldi	r24, 0x01	; 1
 290:	90 e0       	ldi	r25, 0x00	; 0
 292:	02 c0       	rjmp	.+4      	; 0x298 <DIO_toggle_pin_value+0x34>
 294:	88 0f       	add	r24, r24
 296:	99 1f       	adc	r25, r25
 298:	6a 95       	dec	r22
 29a:	e2 f7       	brpl	.-8      	; 0x294 <DIO_toggle_pin_value+0x30>
 29c:	28 27       	eor	r18, r24
 29e:	28 bb       	out	0x18, r18	; 24
 2a0:	08 95       	ret
 2a2:	25 b3       	in	r18, 0x15	; 21
 2a4:	81 e0       	ldi	r24, 0x01	; 1
 2a6:	90 e0       	ldi	r25, 0x00	; 0
 2a8:	02 c0       	rjmp	.+4      	; 0x2ae <DIO_toggle_pin_value+0x4a>
 2aa:	88 0f       	add	r24, r24
 2ac:	99 1f       	adc	r25, r25
 2ae:	6a 95       	dec	r22
 2b0:	e2 f7       	brpl	.-8      	; 0x2aa <DIO_toggle_pin_value+0x46>
 2b2:	28 27       	eor	r18, r24
 2b4:	25 bb       	out	0x15, r18	; 21
 2b6:	08 95       	ret
 2b8:	22 b3       	in	r18, 0x12	; 18
 2ba:	81 e0       	ldi	r24, 0x01	; 1
 2bc:	90 e0       	ldi	r25, 0x00	; 0
 2be:	02 c0       	rjmp	.+4      	; 0x2c4 <DIO_toggle_pin_value+0x60>
 2c0:	88 0f       	add	r24, r24
 2c2:	99 1f       	adc	r25, r25
 2c4:	6a 95       	dec	r22
 2c6:	e2 f7       	brpl	.-8      	; 0x2c0 <DIO_toggle_pin_value+0x5c>
 2c8:	28 27       	eor	r18, r24
 2ca:	22 bb       	out	0x12, r18	; 18
 2cc:	08 95       	ret

000002ce <DIO_set_port_direction>:
 2ce:	81 30       	cpi	r24, 0x01	; 1
 2d0:	49 f0       	breq	.+18     	; 0x2e4 <DIO_set_port_direction+0x16>
 2d2:	81 30       	cpi	r24, 0x01	; 1
 2d4:	28 f0       	brcs	.+10     	; 0x2e0 <DIO_set_port_direction+0x12>
 2d6:	82 30       	cpi	r24, 0x02	; 2
 2d8:	39 f0       	breq	.+14     	; 0x2e8 <DIO_set_port_direction+0x1a>
 2da:	83 30       	cpi	r24, 0x03	; 3
 2dc:	41 f4       	brne	.+16     	; 0x2ee <DIO_set_port_direction+0x20>
 2de:	06 c0       	rjmp	.+12     	; 0x2ec <DIO_set_port_direction+0x1e>
 2e0:	6a bb       	out	0x1a, r22	; 26
 2e2:	08 95       	ret
 2e4:	67 bb       	out	0x17, r22	; 23
 2e6:	08 95       	ret
 2e8:	64 bb       	out	0x14, r22	; 20
 2ea:	08 95       	ret
 2ec:	61 bb       	out	0x11, r22	; 17
 2ee:	08 95       	ret

000002f0 <DIO_read_port_value>:
 2f0:	81 30       	cpi	r24, 0x01	; 1
 2f2:	51 f0       	breq	.+20     	; 0x308 <DIO_read_port_value+0x18>
 2f4:	81 30       	cpi	r24, 0x01	; 1
 2f6:	30 f0       	brcs	.+12     	; 0x304 <DIO_read_port_value+0x14>
 2f8:	82 30       	cpi	r24, 0x02	; 2
 2fa:	41 f0       	breq	.+16     	; 0x30c <DIO_read_port_value+0x1c>
 2fc:	83 30       	cpi	r24, 0x03	; 3
 2fe:	41 f0       	breq	.+16     	; 0x310 <DIO_read_port_value+0x20>
 300:	80 e0       	ldi	r24, 0x00	; 0
 302:	08 95       	ret
 304:	89 b3       	in	r24, 0x19	; 25
 306:	08 95       	ret
 308:	86 b3       	in	r24, 0x16	; 22
 30a:	08 95       	ret
 30c:	83 b3       	in	r24, 0x13	; 19
 30e:	08 95       	ret
 310:	80 b3       	in	r24, 0x10	; 16
 312:	08 95       	ret

00000314 <DIO_write_port_value>:
 314:	81 30       	cpi	r24, 0x01	; 1
 316:	49 f0       	breq	.+18     	; 0x32a <DIO_write_port_value+0x16>
 318:	81 30       	cpi	r24, 0x01	; 1
 31a:	28 f0       	brcs	.+10     	; 0x326 <DIO_write_port_value+0x12>
 31c:	82 30       	cpi	r24, 0x02	; 2
 31e:	39 f0       	breq	.+14     	; 0x32e <DIO_write_port_value+0x1a>
 320:	83 30       	cpi	r24, 0x03	; 3
 322:	41 f4       	brne	.+16     	; 0x334 <DIO_write_port_value+0x20>
 324:	06 c0       	rjmp	.+12     	; 0x332 <DIO_write_port_value+0x1e>
 326:	6b bb       	out	0x1b, r22	; 27
 328:	08 95       	ret
 32a:	68 bb       	out	0x18, r22	; 24
 32c:	08 95       	ret
 32e:	65 bb       	out	0x15, r22	; 21
 330:	08 95       	ret
 332:	62 bb       	out	0x12, r22	; 18
 334:	08 95       	ret

00000336 <__vector_1>:
 336:	1f 92       	push	r1
 338:	0f 92       	push	r0
 33a:	0f b6       	in	r0, 0x3f	; 63
 33c:	0f 92       	push	r0
 33e:	11 24       	eor	r1, r1
 340:	2f 93       	push	r18
 342:	3f 93       	push	r19
 344:	4f 93       	push	r20
 346:	5f 93       	push	r21
 348:	6f 93       	push	r22
 34a:	7f 93       	push	r23
 34c:	8f 93       	push	r24
 34e:	9f 93       	push	r25
 350:	af 93       	push	r26
 352:	bf 93       	push	r27
 354:	ef 93       	push	r30
 356:	ff 93       	push	r31
 358:	82 e0       	ldi	r24, 0x02	; 2
 35a:	62 e0       	ldi	r22, 0x02	; 2
 35c:	0e 94 32 01 	call	0x264	; 0x264 <DIO_toggle_pin_value>
 360:	ff 91       	pop	r31
 362:	ef 91       	pop	r30
 364:	bf 91       	pop	r27
 366:	af 91       	pop	r26
 368:	9f 91       	pop	r25
 36a:	8f 91       	pop	r24
 36c:	7f 91       	pop	r23
 36e:	6f 91       	pop	r22
 370:	5f 91       	pop	r21
 372:	4f 91       	pop	r20
 374:	3f 91       	pop	r19
 376:	2f 91       	pop	r18
 378:	0f 90       	pop	r0
 37a:	0f be       	out	0x3f, r0	; 63
 37c:	0f 90       	pop	r0
 37e:	1f 90       	pop	r1
 380:	18 95       	reti

00000382 <main>:
 382:	82 e0       	ldi	r24, 0x02	; 2
 384:	62 e0       	ldi	r22, 0x02	; 2
 386:	41 e0       	ldi	r20, 0x01	; 1
 388:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_set_pin_direction>
 38c:	82 e0       	ldi	r24, 0x02	; 2
 38e:	61 e0       	ldi	r22, 0x01	; 1
 390:	41 e0       	ldi	r20, 0x01	; 1
 392:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_set_pin_direction>
 396:	8f b7       	in	r24, 0x3f	; 63
 398:	80 68       	ori	r24, 0x80	; 128
 39a:	8f bf       	out	0x3f, r24	; 63
 39c:	8b b7       	in	r24, 0x3b	; 59
 39e:	80 64       	ori	r24, 0x40	; 64
 3a0:	8b bf       	out	0x3b, r24	; 59
 3a2:	82 e0       	ldi	r24, 0x02	; 2
 3a4:	61 e0       	ldi	r22, 0x01	; 1
 3a6:	0e 94 32 01 	call	0x264	; 0x264 <DIO_toggle_pin_value>
 3aa:	80 e0       	ldi	r24, 0x00	; 0
 3ac:	90 e0       	ldi	r25, 0x00	; 0
 3ae:	a0 e0       	ldi	r26, 0x00	; 0
 3b0:	b0 e0       	ldi	r27, 0x00	; 0
 3b2:	00 00       	nop
 3b4:	01 96       	adiw	r24, 0x01	; 1
 3b6:	a1 1d       	adc	r26, r1
 3b8:	b1 1d       	adc	r27, r1
 3ba:	80 30       	cpi	r24, 0x00	; 0
 3bc:	25 e3       	ldi	r18, 0x35	; 53
 3be:	92 07       	cpc	r25, r18
 3c0:	2c e0       	ldi	r18, 0x0C	; 12
 3c2:	a2 07       	cpc	r26, r18
 3c4:	20 e0       	ldi	r18, 0x00	; 0
 3c6:	b2 07       	cpc	r27, r18
 3c8:	a1 f7       	brne	.-24     	; 0x3b2 <main+0x30>
 3ca:	eb cf       	rjmp	.-42     	; 0x3a2 <main+0x20>

000003cc <_exit>:
 3cc:	f8 94       	cli

000003ce <__stop_program>:
 3ce:	ff cf       	rjmp	.-2      	; 0x3ce <__stop_program>
