[{"DBLP title": "Wire Topology Optimization for Low Power CMOS.", "DBLP authors": ["Paul Zuber", "Othman Bahlous", "Thomas Ilnseher", "Michael Ritter", "Walter Stechele"], "year": 2009, "MAG papers": [{"PaperId": 2106106074, "PaperTitle": "wire topology optimization for low power cmos", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power, High-Speed Transceivers for Network-on-Chip Communication.", "DBLP authors": ["Dani\u00ebl Schinkel", "Eisse Mensink", "Eric A. M. Klumperink", "Ed van Tuijl", "Bram Nauta"], "year": 2009, "MAG papers": [{"PaperId": 2117618584, "PaperTitle": "low power high speed transceivers for network on chip communication", "Year": 2009, "CitationCount": 68, "EstimatedCitation": 107, "Affiliations": {"university of twente": 3.0}}], "source": "ES"}, {"DBLP title": "Maximizing the Lifetime of Embedded Systems Powered by Fuel Cell-Battery Hybrids.", "DBLP authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang", "Sarma B. K. Vrudhula"], "year": 2009, "MAG papers": [{"PaperId": 2110048465, "PaperTitle": "maximizing the lifetime of embedded systems powered by fuel cell battery hybrids", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"arizona state university": 2.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating.", "DBLP authors": ["Hamid Mahmoodi", "Vishy Tirumalashetty", "Matthew Cooke", "Kaushik Roy"], "year": 2009, "MAG papers": [{"PaperId": 2098750459, "PaperTitle": "ultra low power clocking scheme using energy recovery and clock gating", "Year": 2009, "CitationCount": 138, "EstimatedCitation": 210, "Affiliations": {"advanced micro devices": 1.0, "purdue university": 1.0, "san francisco state university": 1.0, "itron": 1.0}}], "source": "ES"}, {"DBLP title": "Random Test Generation With Input Cube Avoidance.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2009, "MAG papers": [{"PaperId": 2125065223, "PaperTitle": "random test generation with input cube avoidance", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Error Modeling for Nano-Domain Logic Circuits.", "DBLP authors": ["Thara Rejimon", "Karthikeyan Lingasubramanian", "Sanjukta Bhanja"], "year": 2009, "MAG papers": [{"PaperId": 2098952866, "PaperTitle": "probabilistic error modeling for nano domain logic circuits", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 85, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors.", "DBLP authors": ["Zhiyi Yu", "Bevan M. Baas"], "year": 2009, "MAG papers": [{"PaperId": 2117746843, "PaperTitle": "high performance energy efficiency and scalability with gals chip multiprocessors", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of california davis": 1.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast Configurable-Cache Tuning With a Unified Second-Level Cache.", "DBLP authors": ["Ann Gordon-Ross", "Frank Vahid", "Nikil D. Dutt"], "year": 2009, "MAG papers": [{"PaperId": 2049964141, "PaperTitle": "fast configurable cache tuning with a unified second level cache", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 135, "Affiliations": {"university of california riverside": 1.0, "university of california irvine": 1.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding.", "DBLP authors": ["Olivier Muller", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2009, "MAG papers": [{"PaperId": 2153506856, "PaperTitle": "from parallelism levels to a multi asip architecture for turbo decoding", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 66, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hierarchical Segmentation for Hardware Function Evaluation.", "DBLP authors": ["Dong-U Lee", "Ray C. C. Cheung", "Wayne Luk", "John D. Villasenor"], "year": 2009, "MAG papers": [{"PaperId": 2162692637, "PaperTitle": "hierarchical segmentation for hardware function evaluation", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"imperial college london": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning.", "DBLP authors": ["Hua Wang", "Miguel Miranda", "Wim Dehaene", "Francky Catthoor"], "year": 2009, "MAG papers": [{"PaperId": 2156269162, "PaperTitle": "design and synthesis of pareto buffers offering large range runtime energy delay tradeoffs via combined buffer size and supply voltage tuning", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Fuer Chris H. Kim 2 Eintraege in Db, Chris H. Kim und Chris Kim. Identisch. Siehe EE-Links: Univ. of Minnesota. Modeling, Analysis, and Application of Leakage Induced Damping Effect for Power Supply Integrity.", "DBLP authors": ["Jie Gu", "John Keane", "Chris H. Kim"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Performance-Oriented Parameter Dimension Reduction of VLSI Circuits.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2009, "MAG papers": [{"PaperId": 2123419613, "PaperTitle": "performance oriented parameter dimension reduction of vlsi circuits", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Interconnect Exploration for Energy Versus Performance Tradeoffs for Coarse Grained Reconfigurable Architectures.", "DBLP authors": ["Andy Lambrechts", "Praveen Raghavan", "Murali Jayapala", "Bingfeng Mei", "Francky Catthoor", "Diederik Verkest"], "year": 2009, "MAG papers": [{"PaperId": 2133163633, "PaperTitle": "interconnect exploration for energy versus performance tradeoffs for coarse grained reconfigurable architectures", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"katholieke universiteit leuven": 6.0}}], "source": "ES"}, {"DBLP title": "Decoding the Golden Code: A VLSI Design.", "DBLP authors": ["Barbara Cerato", "Guido Masera", "Emanuele Viterbo"], "year": 2009, "MAG papers": [{"PaperId": 2158276710, "PaperTitle": "decoding the golden code a vlsi design", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis and Implementation of a Minimum-Supply Body-Biased CMOS Differential Amplifier Cell.", "DBLP authors": ["Alfio Dario Grasso", "Pietro Monsurr\u00f2", "Salvatore Pennisi", "Giuseppe Scotti", "Alessandro Trifiletti"], "year": 2009, "MAG papers": [{"PaperId": 2131189523, "PaperTitle": "analysis and implementation of a minimum supply body biased cmos differential amplifier cell", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"sapienza university of rome": 3.0, "university of catania": 2.0}}], "source": "ES"}, {"DBLP title": "Quasi-Resonant Interconnects: A Low Power, Low Latency Design Methodology.", "DBLP authors": ["Jonathan Rosenfeld", "Eby G. Friedman"], "year": 2009, "MAG papers": [{"PaperId": 2160485669, "PaperTitle": "quasi resonant interconnects a low power low latency design methodology", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "A Framework for Correction of Multi-Bit Soft Errors in L2 Caches Based on Redundancy.", "DBLP authors": ["Koustav Bhattacharya", "Nagarajan Ranganathan", "Soontae Kim"], "year": 2009, "MAG papers": [{"PaperId": 2110788150, "PaperTitle": "a framework for correction of multi bit soft errors in l2 caches based on redundancy", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "An ROBDD-Based Combinatorial Method for the Evaluation of Yield of Defect-Tolerant Systems-on-Chip.", "DBLP authors": ["Juan A. Carrasco", "V\u00edctor Su\u00f1\u00e9"], "year": 2009, "MAG papers": [{"PaperId": 2097446879, "PaperTitle": "an robdd based combinatorial method for the evaluation of yield of defect tolerant systems on chip", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators.", "DBLP authors": ["Nikolaos Vassiliadis", "George Theodoridis", "Spiridon Nikolaidis"], "year": 2009, "MAG papers": [{"PaperId": 2114650941, "PaperTitle": "the arise approach for extending embedded processors with arbitrary hardware accelerators", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"aristotle university of thessaloniki": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Application Data-Parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations.", "DBLP authors": ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt"], "year": 2009, "MAG papers": [{"PaperId": 2097502147, "PaperTitle": "exploiting application data parallelism on dynamically reconfigurable architectures placement and architectural considerations", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Behavioral Synthesis of Asynchronous Circuits Using Syntax Directed Translation as Backend.", "DBLP authors": ["Sune Fallgaard Nielsen", "Jens Spars\u00f8", "Jan Madsen"], "year": 2009, "MAG papers": [{"PaperId": 2136207759, "PaperTitle": "behavioral synthesis of asynchronous circuits using syntax directed translation as backend", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of copenhagen": 3.0}}], "source": "ES"}, {"DBLP title": "Multi-Gb/s LDPC Code Design and Implementation.", "DBLP authors": ["Jin Sha", "Zhongfeng Wang", "Minglun Gao", "Li Li"], "year": 2009, "MAG papers": [{"PaperId": 2163800645, "PaperTitle": "multi gb s ldpc code design and implementation", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 68, "Affiliations": {"nanjing university": 3.0, "oregon state university": 1.0}}], "source": "ES"}, {"DBLP title": "A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations.", "DBLP authors": ["Suganth Paul", "Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2009, "MAG papers": [{"PaperId": 2168590567, "PaperTitle": "a fast hardware approach for approximate efficient logarithm and antilogarithm computations", "Year": 2009, "CitationCount": 72, "EstimatedCitation": 104, "Affiliations": {"texas instruments": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of Active Decoupling Capacitor Circuits for Power Supply Regulation in Digital ICs.", "DBLP authors": ["Jie Gu", "Ramesh Harjani", "Chris H. Kim"], "year": 2009, "MAG papers": [{"PaperId": 2122729350, "PaperTitle": "design and implementation of active decoupling capacitor circuits for power supply regulation in digital ics", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture.", "DBLP authors": ["M. Mottaghi-Dastjerdi", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2009, "MAG papers": [{"PaperId": 2097944423, "PaperTitle": "bz fad a low power low area multiplier based on shift and add architecture", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 64, "Affiliations": {"university of tehran": 2.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus.", "DBLP authors": ["Katherine Shu-Min Li", "Chung-Len Lee", "Chauchin Su", "Jwu E. Chen"], "year": 2009, "MAG papers": [{"PaperId": 2170902928, "PaperTitle": "a unified detection scheme for crosstalk effects in interconnection bus", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national central university": 1.0, "national chiao tung university": 2.0, "national sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "CMOS Driver-Receiver Pair for Low-Swing Signaling for Low Energy On-Chip Interconnects.", "DBLP authors": ["Jose Carlos Garcia-Montesdeoca", "Juan A. Montiel-Nelson", "Saeid Nooshabadi"], "year": 2009, "MAG papers": [{"PaperId": 2164480131, "PaperTitle": "cmos driver receiver pair for low swing signaling for low energy on chip interconnects", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"gwangju institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "An Energy and Performance Exploration of Network-on-Chip Architectures.", "DBLP authors": ["Arnab Banerjee", "Pascal T. Wolkotte", "Robert D. Mullins", "Simon W. Moore", "Gerard J. M. Smit"], "year": 2009, "MAG papers": [{"PaperId": 3021185969, "PaperTitle": "an energy and performance exploration of network on chip architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cambridge": 2.0, "university of twente": 2.0}}, {"PaperId": 2121698447, "PaperTitle": "an energy and performance exploration of network on chip architectures", "Year": 2009, "CitationCount": 60, "EstimatedCitation": 83, "Affiliations": {"university of cambridge": 3.0, "university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu", "Diana Marculescu", "Eun-Gu Jung"], "year": 2009, "MAG papers": [{"PaperId": 3020871420, "PaperTitle": "design and management of voltage frequency island partitioned networks on chip", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"electronics and telecommunications research institute": 1.0, "carnegie mellon university": 3.0}}, {"PaperId": 2135370784, "PaperTitle": "design and management of voltage frequency island partitioned networks on chip", "Year": 2009, "CitationCount": 111, "EstimatedCitation": 155, "Affiliations": {"carnegie mellon university": 3.0, "electronics and telecommunications research institute": 1.0}}], "source": "ES"}, {"DBLP title": "Custom Networks-on-Chip Architectures With Multicast Routing.", "DBLP authors": ["Shan Yan", "Bill Lin"], "year": 2009, "MAG papers": [{"PaperId": 2003166369, "PaperTitle": "custom networks on chip architectures with multicast routing", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california san diego": 2.0}}, {"PaperId": 3023313587, "PaperTitle": "custom networks on chip architectures with multicast routing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs.", "DBLP authors": ["Andres Mejia", "Maurizio Palesi", "Jose Flich", "Shashi Kumar", "Pedro L\u00f3pez", "Rickard Holsmark", "Jos\u00e9 Duato"], "year": 2009, "MAG papers": [{"PaperId": 2104730156, "PaperTitle": "region based routing a mechanism to support efficient routing algorithms in nocs", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 98, "Affiliations": {"jonkoping university": 2.0}}, {"PaperId": 3023976632, "PaperTitle": "region based routing a mechanism to support efficient routing algorithms in nocs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"jonkoping university": 2.0, "polytechnic university of valencia": 3.0, "university of catania": 1.0}}], "source": "ES"}, {"DBLP title": "81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC.", "DBLP authors": ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"], "year": 2009, "MAG papers": [{"PaperId": 2131755250, "PaperTitle": "81 6 gops object recognition processor based on a memory centric noc", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"kaist": 6.0}}, {"PaperId": 3022190118, "PaperTitle": "81 6 gops object recognition processor based on a memory centric noc", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaist": 5.0}}], "source": "ES"}, {"DBLP title": "A Case Study for NoC-Based Homogeneous MPSoC Architectures.", "DBLP authors": ["Sergio Tota", "Mario R. Casu", "Massimo Ruo Roch", "Luca Macchiarulo", "Maurizio Zamboni"], "year": 2009, "MAG papers": [{"PaperId": 3023575274, "PaperTitle": "a case study for noc based homogeneous mpsoc architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of hawaii": 1.0, "polytechnic university of turin": 1.0}}, {"PaperId": 2144578269, "PaperTitle": "a case study for noc based homogeneous mpsoc architectures", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of hawaii": 1.0}}], "source": "ES"}, {"DBLP title": "Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems With Checkpointing and Replication.", "DBLP authors": ["Paul Pop", "Viacheslav Izosimov", "Petru Eles", "Zebo Peng"], "year": 2009, "MAG papers": [{"PaperId": 2159394089, "PaperTitle": "design optimization of time and cost constrained fault tolerant embedded systems with checkpointing and replication", "Year": 2009, "CitationCount": 81, "EstimatedCitation": 122, "Affiliations": {"linkoping university": 3.0, "university of copenhagen": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal Periodic Memory Allocation for Image Processing With Multiple Windows.", "DBLP authors": ["Yasuhiro Kobayashi", "Masanori Hariyama", "Michitaka Kameyama"], "year": 2009, "MAG papers": [{"PaperId": 2127340008, "PaperTitle": "optimal periodic memory allocation for image processing with multiple windows", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tohoku university": 2.0}}], "source": "ES"}, {"DBLP title": "Variable-Bin-Rate CABAC Engine for H.264/AVC High Definition Real-Time Decoding.", "DBLP authors": ["Peng Zhang", "Don Xie", "Wen Gao"], "year": 2009, "MAG papers": [{"PaperId": 2126375930, "PaperTitle": "variable bin rate cabac engine for h 264 avc high definition real time decoding", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"chinese academy of sciences": 1.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "Power Management of Voltage/Frequency Island-Based Systems Using Hardware-Based Methods.", "DBLP authors": ["Puru Choudhary", "Diana Marculescu"], "year": 2009, "MAG papers": [{"PaperId": 2161776409, "PaperTitle": "power management of voltage frequency island based systems using hardware based methods", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": {"marvell technology group": 2.0}}], "source": "ES"}, {"DBLP title": "Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations.", "DBLP authors": ["Yang Liu", "Tong Zhang", "Jiang Hu"], "year": 2009, "MAG papers": [{"PaperId": 2148610618, "PaperTitle": "design of voltage overscaled low power trellis decoders in presence of process variations", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas a m university": 1.0, "rensselaer polytechnic institute": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Scaling in the Residue Number System.", "DBLP authors": ["Yinan Kong", "Braden Phillips"], "year": 2009, "MAG papers": [{"PaperId": 2166677869, "PaperTitle": "fast scaling in the residue number system", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of adelaide": 2.0}}], "source": "ES"}, {"DBLP title": "Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery.", "DBLP authors": ["Jian Sun", "David Giuliano", "Siddharth Devarajan", "Jian-Qiang Lu", "T. Paul Chow", "Ronald J. Gutmann"], "year": 2009, "MAG papers": [{"PaperId": 2164887058, "PaperTitle": "fully monolithic cellular buck converter design for 3 d power delivery", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"rensselaer polytechnic institute": 6.0}}], "source": "ES"}, {"DBLP title": "Fault Secure Encoder and Decoder for NanoMemory Applications.", "DBLP authors": ["Helia Naeimi", "Andr\u00e9 DeHon"], "year": 2009, "MAG papers": [{"PaperId": 2003964202, "PaperTitle": "fault secure encoder and decoder for nanomemory applications", "Year": 2009, "CitationCount": 88, "EstimatedCitation": 138, "Affiliations": {"university of pennsylvania": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Tunneling-Based Cellular Nonlinear Network Architectures for Image Processing.", "DBLP authors": ["Pinaki Mazumder", "Sing-Rong Li", "Idongesit E. Ebong"], "year": 2009, "MAG papers": [{"PaperId": 2137388616, "PaperTitle": "tunneling based cellular nonlinear network architectures for image processing", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies.", "DBLP authors": ["William Rhett Davis", "Eun Chu Oh", "Ambarish M. Sule", "Paul D. Franzon"], "year": 2009, "MAG papers": [{"PaperId": 2112174197, "PaperTitle": "application exploration for 3 d integrated circuits tcam fifo and fft case studies", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"north carolina state university": 4.0}}], "source": "ES"}, {"DBLP title": "Analyzing the Inherent Reliability of Moderately Sized Magnetic and Electrostatic QCA Circuits Via Probabilistic Transfer Matrices.", "DBLP authors": ["Timothy J. Dysart", "Peter M. Kogge"], "year": 2009, "MAG papers": [{"PaperId": 2103084363, "PaperTitle": "analyzing the inherent reliability of moderately sized magnetic and electrostatic qca circuits via probabilistic transfer matrices", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems.", "DBLP authors": ["Kyung Ki Kim", "Yong-Bin Kim"], "year": 2009, "MAG papers": [{"PaperId": 2097321959, "PaperTitle": "a novel adaptive design methodology for minimum leakage power considering pvt variations on nanoscale vlsi systems", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 62, "Affiliations": {"northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis of Defect Tolerance in Molecular Crossbar Electronics.", "DBLP authors": ["Jianwei Dai", "Lei Wang", "Faquir C. Jain"], "year": 2009, "MAG papers": [{"PaperId": 2116241304, "PaperTitle": "analysis of defect tolerance in molecular crossbar electronics", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "On Efficient Implementation of Accumulation in Finite Field Over GF(2m) and its Applications.", "DBLP authors": ["Pramod Kumar Meher"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Efficient On-Chip Crosstalk Avoidance CODEC Design.", "DBLP authors": ["Chunjie Duan", "Victor H. Cordero Calle", "Sunil P. Khatri"], "year": 2009, "MAG papers": [{"PaperId": 2115468262, "PaperTitle": "efficient on chip crosstalk avoidance codec design", "Year": 2009, "CitationCount": 82, "EstimatedCitation": 116, "Affiliations": {"texas a m university": 2.0, "mitsubishi": 1.0}}], "source": "ES"}, {"DBLP title": "A Highly Parameterized and Efficient FPGA-Based Skeleton for Pairwise Biological Sequence Alignment.", "DBLP authors": ["Khaled Benkrid", "Ying Liu", "Abdsamad Benkrid"], "year": 2009, "MAG papers": [{"PaperId": 2144316495, "PaperTitle": "a highly parameterized and efficient fpga based skeleton for pairwise biological sequence alignment", "Year": 2009, "CitationCount": 106, "EstimatedCitation": 159, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning.", "DBLP authors": ["Hai Qi Liu", "Wang Ling Goh", "Liter Siek", "Wei Meng Lim", "Yue Ping Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2113714327, "PaperTitle": "a low noise multi ghz cmos multiloop ring oscillator with coarse and fine frequency tuning", "Year": 2009, "CitationCount": 73, "EstimatedCitation": 94, "Affiliations": {"nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "Total Power Modeling in FPGAs Under Spatial Correlation.", "DBLP authors": ["Hassan Hassan", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2009, "MAG papers": [{"PaperId": 2142533150, "PaperTitle": "total power modeling in fpgas under spatial correlation", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "High-Throughput Layered LDPC Decoding Architecture.", "DBLP authors": ["Zhiqiang Cui", "Zhongfeng Wang", "Youjian Liu"], "year": 2009, "MAG papers": [{"PaperId": 2171555792, "PaperTitle": "high throughput layered ldpc decoding architecture", "Year": 2009, "CitationCount": 114, "EstimatedCitation": 114, "Affiliations": {"oregon state university": 2.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "Wafer-Level Defect Screening for \"Big-D/Small-A\" Mixed-Signal SoCs.", "DBLP authors": ["Sudarshan Bahukudumbi", "Sule Ozev", "Krishnendu Chakrabarty", "Vikram Iyengar"], "year": 2009, "MAG papers": [{"PaperId": 2126453507, "PaperTitle": "wafer level defect screening for big d small a mixed signal socs", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 1.0, "arizona state university": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Yoonjin Kim", "Rabi N. Mahapatra", "Ilhyun Park", "Kiyoung Choi"], "year": 2009, "MAG papers": [{"PaperId": 2104101423, "PaperTitle": "low power reconfiguration technique for coarse grained reconfigurable architecture", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"samsung": 1.0, "texas a m university": 2.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Leakage Storage Cells for Ternary Content Addressable Memories.", "DBLP authors": ["Nitin Mohan", "Manoj Sachdev"], "year": 2009, "MAG papers": [{"PaperId": 2147355868, "PaperTitle": "low leakage storage cells for ternary content addressable memories", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"advanced micro devices": 1.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Full-Chip Thermal Analysis for the Early Design Stage via Generalized Integral Transforms.", "DBLP authors": ["Pei-Yu Huang", "Yu-Min Lee"], "year": 2009, "MAG papers": [{"PaperId": 2113671003, "PaperTitle": "full chip thermal analysis for the early design stage via generalized integral transforms", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Integrated Solar Energy Harvesting and Storage.", "DBLP authors": ["Nathaniel J. Guilar", "Travis Kleeburg", "Albert Chen", "Diego R. Yankelevich", "Rajeevan Amirtharajah"], "year": 2009, "MAG papers": [{"PaperId": 2126783696, "PaperTitle": "integrated solar energy harvesting and storage", "Year": 2009, "CitationCount": 96, "EstimatedCitation": 197, "Affiliations": {"university of california davis": 3.0, "agilent technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Low Power and High Speed Multi Threshold Voltage Interface Circuits.", "DBLP authors": ["Sherif A. Tawfik", "Volkan Kursun"], "year": 2009, "MAG papers": [{"PaperId": 2143289758, "PaperTitle": "low power and high speed multi threshold voltage interface circuits", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 61, "Affiliations": {"university of wisconsin madison": 1.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Characterization of Single-Electron Tunneling Transistors for Designing Low-Power Embedded Systems.", "DBLP authors": ["Changyun Zhu", "Zhengyu Gu", "Robert P. Dick", "Li Shang", "Robert G. Knobel"], "year": 2009, "MAG papers": [{"PaperId": 2135761863, "PaperTitle": "characterization of single electron tunneling transistors for designing low power embedded systems", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of michigan": 1.0, "queen s university": 2.0, "synopsys": 1.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "A Multi-Model Engine for High-Level Power Estimation Accuracy Optimization.", "DBLP authors": ["Felipe Klein", "Roberto Leao", "Guido Araujo", "Luiz C. V. dos Santos", "Rodolfo Azevedo"], "year": 2009, "MAG papers": [{"PaperId": 2148995488, "PaperTitle": "a multi model engine for high level power estimation accuracy optimization", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"state university of campinas": 3.0}}], "source": "ES"}, {"DBLP title": "Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique.", "DBLP authors": ["Glenn Leary", "Krishnan Srinivasan", "Krishna Mehta", "Karam S. Chatha"], "year": 2009, "MAG papers": [{"PaperId": 2156697456, "PaperTitle": "design of network on chip architectures with a genetic algorithm based technique", "Year": 2009, "CitationCount": 60, "EstimatedCitation": 93, "Affiliations": {"arizona state university": 4.0}}], "source": "ES"}, {"DBLP title": "A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-\u00b5m CMOS Technology.", "DBLP authors": ["Min-Sheng Kao", "Jen-Ming Wu", "Chih-Hsing Lin", "Fanta Chen", "Ching-Te Chiu", "Shawn S. H. Hsu"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits.", "DBLP authors": ["Loganathan Lingappan", "Vijay Gangaram", "Niraj K. Jha", "Sreejit Chakravarty"], "year": 2009, "MAG papers": [{"PaperId": 2111443342, "PaperTitle": "fast enhancement of validation test sets for improving the stuck at fault coverage of rtl circuits", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"princeton university": 1.0, "intel": 2.0, "lsi corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension.", "DBLP authors": ["Abdsamad Benkrid", "Khaled Benkrid"], "year": 2009, "MAG papers": [{"PaperId": 2151092303, "PaperTitle": "novel area efficient fpga architectures for fir filtering with symmetric signal extension", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of edinburgh": 1.0, "queen s university belfast": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic Verification Stimulus Generation for Interface Protocols Modeled With Non-Deterministic Extended FSM.", "DBLP authors": ["Che-Hua Shih", "Juinn-Dar Huang", "Jing-Yang Jou"], "year": 2009, "MAG papers": [{"PaperId": 2122815224, "PaperTitle": "automatic verification stimulus generation for interface protocols modeled with non deterministic extended fsm", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching.", "DBLP authors": ["Mirko Loghi", "Paolo Azzoni", "Massimo Poncino"], "year": 2009, "MAG papers": [{"PaperId": 2141232659, "PaperTitle": "tag overflow buffering reducing total memory energy by reduced tag matching", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SEChecker: A Sequential Equivalence Checking Framework Based on Kth Invariants.", "DBLP authors": ["Feng Lu", "Kwang-Ting Cheng"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Systolic and Non-Systolic Scalable Modular Designs of Finite Field Multipliers for Reed-Solomon Codec.", "DBLP authors": ["Pramod Kumar Meher"], "year": 2009, "MAG papers": [{"PaperId": 2161080473, "PaperTitle": "systolic and non systolic scalable modular designs of finite field multipliers for reed solomon codec", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 53, "Affiliations": {"nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis and Reduction of Supply Noise Fluctuations Induced by Embedded Via-Programming ROM.", "DBLP authors": ["Meng-Fan Chang", "Shu-Meng Yang"], "year": 2009, "MAG papers": [{"PaperId": 2168293878, "PaperTitle": "analysis and reduction of supply noise fluctuations induced by embedded via programming rom", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Clock Buffer Polarity Assignment for Power Noise Reduction.", "DBLP authors": ["Rupak Samanta", "Ganesh Venkataraman", "Jiang Hu"], "year": 2009, "MAG papers": [{"PaperId": 2155030922, "PaperTitle": "clock buffer polarity assignment for power noise reduction", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"magma design automation": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Circuit-Level Design Approaches for Radiation-Hard Digital Electronics.", "DBLP authors": ["Rajesh Garg", "Nikhil Jayakumar", "Sunil P. Khatri", "Gwan S. Choi"], "year": 2009, "MAG papers": [{"PaperId": 2101838114, "PaperTitle": "circuit level design approaches for radiation hard digital electronics", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"texas a m university": 3.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Delta-Sigma Modulation for Direct Digital Frequency Synthesis.", "DBLP authors": ["Dayu Yang", "Foster F. Dai", "Weining Ni", "Yin Shi", "Richard C. Jaeger"], "year": 2009, "MAG papers": [{"PaperId": 2105738083, "PaperTitle": "delta sigma modulation for direct digital frequency synthesis", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"auburn university": 3.0, "chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient EVM Testing of Wireless OFDM Transceivers Using Null Carriers.", "DBLP authors": ["Rajarajan Senguttuvan", "Soumendu Bhattacharya", "Abhijit Chatterjee"], "year": 2009, "MAG papers": [{"PaperId": 2107724758, "PaperTitle": "efficient evm testing of wireless ofdm transceivers using null carriers", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"georgia institute of technology": 1.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Scan Chain Hold-Time Violations: Can They be Tolerated?", "DBLP authors": ["Ozgur Sinanoglu", "Philip Schremmer"], "year": 2009, "MAG papers": [{"PaperId": 2122129346, "PaperTitle": "scan chain hold time violations can they be tolerated", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"qualcomm": 1.0, "kuwait university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment.", "DBLP authors": ["Mohammad A. Makhzan", "Amin Khajeh", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2009, "MAG papers": [{"PaperId": 2134501752, "PaperTitle": "a low power jpeg2000 encoder with iterative and fault tolerant error concealment", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "A Two-Result-per-Cycle Deblocking Filter Architecture for QFHD H.264/AVC Decoder.", "DBLP authors": ["Yuan-Chun Lin", "Youn-Long Lin"], "year": 2009, "MAG papers": [{"PaperId": 2122710432, "PaperTitle": "a two result per cycle deblocking filter architecture for qfhd h 264 avc decoder", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Timing-Dependent Power Estimation Framework Considering Coupling.", "DBLP authors": ["DiaaEldin Khalil", "Debjit Sinha", "Hai Zhou", "Yehea I. Ismail"], "year": 2009, "MAG papers": [{"PaperId": 2168512189, "PaperTitle": "a timing dependent power estimation framework considering coupling", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"intel": 1.0, "northwestern university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Dynamic Instruction Scheduling Logic Through Instruction Grouping.", "DBLP authors": ["Hiroshi Sasaki", "Masaaki Kondo", "Hiroshi Nakamura"], "year": 2009, "MAG papers": [{"PaperId": 2117853355, "PaperTitle": "energy efficient dynamic instruction scheduling logic through instruction grouping", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Automatic Resolution of Encoding Conflicts Using STG Unfoldings.", "DBLP authors": ["Victor Khomenko"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits.", "DBLP authors": ["Sobeeh Almukhaizim", "Feng Shi", "Eric Love", "Yiorgos Makris"], "year": 2009, "MAG papers": [{"PaperId": 2143291726, "PaperTitle": "soft error tolerance and mitigation in asynchronous burst mode circuits", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"yale university": 2.0, "kuwait university": 1.0, "marvell technology group": 1.0}}], "source": "ES"}, {"DBLP title": "Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic.", "DBLP authors": ["Tsung-Te Liu", "Louis P. Alarc\u00f3n", "Matthew D. Pierson", "Jan M. Rabaey"], "year": 2009, "MAG papers": [{"PaperId": 2155304852, "PaperTitle": "asynchronous computing in sense amplifier based pass transistor logic", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "Power Reduction of Asynchronous Logic Circuits Using Activity Detection.", "DBLP authors": ["Yvain Thonnart", "Edith Beign\u00e9", "Alexandre Valentian", "Pascal Vivet"], "year": 2009, "MAG papers": [{"PaperId": 2127797260, "PaperTitle": "power reduction of asynchronous logic circuits using activity detection", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Constrained Asynchronous Ring Structures for Robust Digital Oscillators.", "DBLP authors": ["J\u00e9r\u00e9mie Hamon", "Laurent Fesquet", "Benoit Miscopein", "Marc Renaudin"], "year": 2009, "MAG papers": [{"PaperId": 2171129170, "PaperTitle": "constrained asynchronous ring structures for robust digital oscillators", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"grenoble institute of technology": 2.0, "orange s a": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Multi-Input-Multi-Output Queues With Application to Variation-Tolerant Architectures.", "DBLP authors": ["C. H. van Berkel", "Timo van Roermund"], "year": 2009, "MAG papers": [{"PaperId": 2066430039, "PaperTitle": "scalable multi input multi output queues with application to variation tolerant architectures", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ericsson": 1.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication.", "DBLP authors": ["William F. McLaughlin", "Amitava Mitra", "Steven M. Nowick"], "year": 2009, "MAG papers": [{"PaperId": 2161563931, "PaperTitle": "asynchronous protocol converters for two phase delay insensitive global communication", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"intel": 1.0, "columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "Uncertainty-Aware Dynamic Power Management in Partially Observable Domains.", "DBLP authors": ["Hwisung Jung", "Massoud Pedram"], "year": 2009, "MAG papers": [{"PaperId": 2096488089, "PaperTitle": "uncertainty aware dynamic power management in partially observable domains", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "History Index of Correct Computation for Fault-Tolerant Nano-Computing.", "DBLP authors": ["Yocheved Dotan", "Nadav Levison", "Roi Avidan", "David J. Lilja"], "year": 2009, "MAG papers": [{"PaperId": 2146837847, "PaperTitle": "history index of correct computation for fault tolerant nano computing", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "On the Exploitation of Narrow-Width Values for Improving Register File Reliability.", "DBLP authors": ["Jie S. Hu", "Shuai Wang", "Sotirios G. Ziavras"], "year": 2009, "MAG papers": [{"PaperId": 2104761433, "PaperTitle": "on the exploitation of narrow width values for improving register file reliability", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"new jersey institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Charge Pump Architectures Based on Dynamic Gate Control of the Pass-Transistors.", "DBLP authors": ["Anna Richelli", "Luigi Colalongo", "Luca Mensi", "Alessio Cacciatori", "Zsolt Mikl\u00f3s Kov\u00e1cs-Vajna"], "year": 2009, "MAG papers": [{"PaperId": 2135922570, "PaperTitle": "charge pump architectures based on dynamic gate control of the pass transistors", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of brescia": 5.0}}], "source": "ES"}, {"DBLP title": "A Fully Pipelined Architecture for the LOCO-I Compression Algorithm.", "DBLP authors": ["Pierantonio Merlino", "Antonio Abramo"], "year": 2009, "MAG papers": [{"PaperId": 2134554944, "PaperTitle": "a fully pipelined architecture for the loco i compression algorithm", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of udine": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting Memory Soft Redundancy for Joint Improvement of Error Tolerance and Access Efficiency.", "DBLP authors": ["Shuo Wang", "Lei Wang"], "year": 2009, "MAG papers": [{"PaperId": 2115650818, "PaperTitle": "exploiting memory soft redundancy for joint improvement of error tolerance and access efficiency", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Symbolic Polynomial Maximization Over Convex Sets and Its Application to Memory Requirement Estimation.", "DBLP authors": ["Philippe Clauss", "Federico Javier Fern\u00e1ndez", "Diego Garbervetsky", "Sven Verdoolaege"], "year": 2009, "MAG papers": [{"PaperId": 2148883119, "PaperTitle": "symbolic polynomial maximization over convex sets and its application to memory requirement estimation", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"facultad de ciencias exactas y naturales": 2.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Nanowire Crossbar Logic and Standard Cell-Based Integration.", "DBLP authors": ["Mian Dong", "Lin Zhong"], "year": 2009, "MAG papers": [{"PaperId": 2123912201, "PaperTitle": "nanowire crossbar logic and standard cell based integration", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Realizing a Sub-Linear Time String-Matching Algorithm With a Hardware Accelerator Using Bloom Filters.", "DBLP authors": ["Po-Ching Lin", "Ying-Dar Lin", "Yuan-Cheng Lai", "Yi-Jun Zheng", "Tsern-Huei Lee"], "year": 2009, "MAG papers": [{"PaperId": 2160191859, "PaperTitle": "realizing a sub linear time string matching algorithm with a hardware accelerator using bloom filters", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national chiao tung university": 4.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "FleXilicon Architecture and Its VLSI Implementation.", "DBLP authors": ["Jong-Suk Lee", "Dong Sam Ha"], "year": 2009, "MAG papers": [{"PaperId": 2146363382, "PaperTitle": "flexilicon architecture and its vlsi implementation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Topology/Floorplan/Pipeline Co-Design of Cascaded Crossbar Bus.", "DBLP authors": ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2009, "MAG papers": [{"PaperId": 2107772170, "PaperTitle": "topology floorplan pipeline co design of cascaded crossbar bus", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Power Programmable FPGA Routing Circuitry.", "DBLP authors": ["Jason Helge Anderson", "Farid N. Najm"], "year": 2009, "MAG papers": [{"PaperId": 2137663768, "PaperTitle": "low power programmable fpga routing circuitry", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 66, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Passivity Compensation Algorithm for Method-of-Characteristics-Based Multiconductor Transmission Line Interconnect Macromodels.", "DBLP authors": ["Changzhong Chen", "Dharmendra Saraswat", "Ramachandra Achar", "Emad Gad", "Michel S. Nakhla", "Mustapha Ch\u00e9rif-Eddine Yagoub"], "year": 2009, "MAG papers": [{"PaperId": 2098671297, "PaperTitle": "passivity compensation algorithm for method of characteristics based multiconductor transmission line interconnect macromodels", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"carleton university": 2.0, "celestica": 1.0, "tyco international": 1.0, "university of ottawa": 2.0}}], "source": "ES"}, {"DBLP title": "Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff.", "DBLP authors": ["Renato Fernandes Hentschke", "Jagannathan Narasimhan", "Marcelo O. Johann", "Ricardo Reis"], "year": 2009, "MAG papers": [{"PaperId": 2124525851, "PaperTitle": "maze routing steiner trees with delay versus wire length tradeoff", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign.", "DBLP authors": ["Ren-Jie Lee", "Hung-Ming Chen"], "year": 2009, "MAG papers": [{"PaperId": 2057531672, "PaperTitle": "fast flip chip pin out designation respin for package board codesign", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields.", "DBLP authors": ["Kendall Ananyi", "Hamad Alrimeih", "Daler N. Rakhmatov"], "year": 2009, "MAG papers": [{"PaperId": 2137153089, "PaperTitle": "flexible hardware processor for elliptic curve cryptography over nist prime fields", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 80, "Affiliations": {"university of victoria": 2.0}}], "source": "ES"}, {"DBLP title": "Predictive-Flow-Queue-Based Energy Optimization for Gigabit Ethernet Controllers.", "DBLP authors": ["Hwisung Jung", "Andy Hwang", "Massoud Pedram"], "year": 2009, "MAG papers": [{"PaperId": 2013869530, "PaperTitle": "predictive flow queue based energy optimization for gigabit ethernet controllers", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of southern california": 2.0, "broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Subthreshold Processor Design.", "DBLP authors": ["Bo Zhai", "Sanjay Pant", "Leyla Nazhandali", "Scott Hanson", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Todd M. Austin", "Dennis Sylvester", "David T. Blaauw"], "year": 2009, "MAG papers": [{"PaperId": 2157204696, "PaperTitle": "energy efficient subthreshold processor design", "Year": 2009, "CitationCount": 126, "EstimatedCitation": 215, "Affiliations": {"university of michigan": 11.0}}], "source": "ES"}, {"DBLP title": "The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control.", "DBLP authors": ["Hui Shao", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2009, "MAG papers": [{"PaperId": 2155072332, "PaperTitle": "the design of a micro power management system for applications using photovoltaic cells with the maximum output power control", "Year": 2009, "CitationCount": 98, "EstimatedCitation": 146, "Affiliations": {"hong kong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of a Field Programmable CRC Circuit Architecture.", "DBLP authors": ["Ciaran Toal", "Kieran McLaughlin", "Sakir Sezer", "Xin Yang"], "year": 2009, "MAG papers": [{"PaperId": 2098096537, "PaperTitle": "design and implementation of a field programmable crc circuit architecture", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"queen s university belfast": 4.0}}], "source": "ES"}, {"DBLP title": "A Parallel Pruned Bit-Reversal Interleaver.", "DBLP authors": ["Mohammad M. Mansour"], "year": 2009, "MAG papers": [{"PaperId": 2156465821, "PaperTitle": "a parallel pruned bit reversal interleaver", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "IEEE Standard 1500 Compatible Delay Test Framework.", "DBLP authors": ["Po-Lin Chen", "Jhih-Wei Lin", "Tsin-Yuan Chang"], "year": 2009, "MAG papers": [{"PaperId": 2110722828, "PaperTitle": "ieee standard 1500 compatible delay test framework", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Design of the Switching Controller for the High-Capacity Non-Blocking Internet Router.", "DBLP authors": ["Milos Petrovic", "Aleksandra Smiljanic", "Milos Blagojevic"], "year": 2009, "MAG papers": [{"PaperId": 2150256095, "PaperTitle": "design of the switching controller for the high capacity non blocking internet router", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Accurate Linear Model for SET Critical Charge Estimation.", "DBLP authors": ["Daniele Rossi", "Jos\u00e9 Manuel Cazeaux", "Martin Oma\u00f1a", "Cecilia Metra", "Abhijit Chatterjee"], "year": 2009, "MAG papers": [{"PaperId": 2108126303, "PaperTitle": "accurate linear model for set critical charge estimation", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of bologna": 4.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Simple and Accurate Models for Capacitance Considering Floating Metal Fill Insertion.", "DBLP authors": ["Youngmin Kim", "Dusan Petranovic", "Dennis Sylvester"], "year": 2009, "MAG papers": [{"PaperId": 2116082655, "PaperTitle": "simple and accurate models for capacitance considering floating metal fill insertion", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"qualcomm": 1.0, "university of michigan": 1.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems.", "DBLP authors": ["Lei Zhang", "Yinhe Han", "Qiang Xu", "Xiaowei Li", "Huawei Li"], "year": 2009, "MAG papers": [{"PaperId": 2137813456, "PaperTitle": "on topology reconfiguration for defect tolerant noc based homogeneous manycore systems", "Year": 2009, "CitationCount": 68, "EstimatedCitation": 89, "Affiliations": {"chinese academy of sciences": 4.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs.", "DBLP authors": ["Shah M. Jahinuzzaman", "Mohammad Sharifkhani", "Manoj Sachdev"], "year": 2009, "MAG papers": [{"PaperId": 2170649610, "PaperTitle": "an analytical model for soft error critical charge of nanometric srams", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 93, "Affiliations": {"university of waterloo": 2.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power Clocked-Pseudo-NMOS Flip-Flop for Level Conversion in Dual Supply Systems.", "DBLP authors": ["Peiyi Zhao", "Jason McNeely", "Pradeep Kumar Golconda", "Soujanya Venigalla", "Nan Wang", "Magdy A. Bayoumi", "Weidong Kuang", "Luke Downey"], "year": 2009, "MAG papers": [{"PaperId": 2163198226, "PaperTitle": "low power clocked pseudo nmos flip flop for level conversion in dual supply systems", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 77, "Affiliations": {"chapman university": 2.0, "university of louisiana at lafayette": 2.0, "intel": 2.0, "university of texas pan american": 1.0, "west virginia university": 1.0}}], "source": "ES"}, {"DBLP title": "Sleep Transistor Sizing and Adaptive Control for Supply Noise Minimization Considering Resonance.", "DBLP authors": ["Jie Gu", "Hanyong Eom", "John Keane", "Chris H. Kim"], "year": 2009, "MAG papers": [{"PaperId": 2109080246, "PaperTitle": "sleep transistor sizing and adaptive control for supply noise minimization considering resonance", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Delay Buffer Using Gated Driver Tree.", "DBLP authors": ["Po-Chun Hsieh", "Jing-Siang Jhuang", "Pei-Yun Tsai", "Tzi-Dar Chiueh"], "year": 2009, "MAG papers": [{"PaperId": 2100269746, "PaperTitle": "a low power delay buffer using gated driver tree", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Variation-Tolerant Dynamic Power Management at the System-Level.", "DBLP authors": ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "year": 2009, "MAG papers": [{"PaperId": 2142577331, "PaperTitle": "variation tolerant dynamic power management at the system level", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"princeton university": 2.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Multiplication Acceleration Through Twin Precision.", "DBLP authors": ["Magnus Sj\u00e4lander", "Per Larsson-Edefors"], "year": 2009, "MAG papers": [{"PaperId": 2114025510, "PaperTitle": "multiplication acceleration through twin precision", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 58, "Affiliations": {"chalmers university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays.", "DBLP authors": ["Julio A. de Oliveira Filho", "Stephan Masekowsky", "Thomas Schweizer", "Wolfgang Rosenstiel"], "year": 2009, "MAG papers": [{"PaperId": 2156731210, "PaperTitle": "cgadl an architecture description language for coarse grained reconfigurable arrays", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of tubingen": 4.0}}], "source": "ES"}, {"DBLP title": "A 152-mW Mobile Multimedia SoC With Fully Programmable 3-D Graphics and MPEG4/H.264/JPEG.", "DBLP authors": ["Jeong-Ho Woo", "Ju-Ho Sohn", "Hyejung Kim", "Hoi-Jun Yoo"], "year": 2009, "MAG papers": [{"PaperId": 2117365326, "PaperTitle": "a 152 mw mobile multimedia soc with fully programmable 3 d graphics and mpeg4 h 264 jpeg", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kaist": 3.0, "lg electronics": 1.0}}], "source": "ES"}, {"DBLP title": "A 32-Gb/s On-Chip Bus With Driver Pre-Emphasis Signaling.", "DBLP authors": ["Liang Zhang", "John M. Wilson", "Rizwan Bashirullah", "Lei Luo", "Jian Xu", "Paul D. Franzon"], "year": 2009, "MAG papers": [{"PaperId": 2107554324, "PaperTitle": "a 32 gb s on chip bus with driver pre emphasis signaling", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"north carolina state university": 5.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "VLSI Implementation of an Edge-Oriented Image Scaling Processor.", "DBLP authors": ["Pei-Yin Chen", "Chih-Yuan Lien", "Chi-Pin Lu"], "year": 2009, "MAG papers": [{"PaperId": 2172171018, "PaperTitle": "vlsi implementation of an edge oriented image scaling processor", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "A VLIW Vector Media Coprocessor With Cascaded SIMD ALUs.", "DBLP authors": ["Takahisa Wada", "Shunichi Ishiwata", "Katsuyuki Kimura", "Keiri Nakanishi", "Masato Sumiyoshi", "Takashi Miyamori", "Masaki Nakagawa"], "year": 2009, "MAG papers": [{"PaperId": 2130318049, "PaperTitle": "a vliw vector media coprocessor with cascaded simd alus", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"toshiba": 7.0}}], "source": "ES"}, {"DBLP title": "A New Architecture of a Two-Stage Lossless Data Compression and Decompression Algorithm.", "DBLP authors": ["Ming-Bo Lin", "Yung-Yi Chang"], "year": 2009, "MAG papers": [{"PaperId": 2998592441, "PaperTitle": "a new architecture of a two stage lossless data compression and decompression algorithm", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1964986678, "PaperTitle": "a new architecture of a two stage lossless data compression and decompression algorithm", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Signal Assignment to Hierarchical Memory Organizations for Embedded Multidimensional Signal Processing Systems.", "DBLP authors": ["Florin Balasa", "Hongwei Zhu", "Ilie I. Luican"], "year": 2009, "MAG papers": [{"PaperId": 2157179237, "PaperTitle": "signal assignment to hierarchical memory organizations for embedded multidimensional signal processing systems", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of illinois at chicago": 1.0, "southern utah university": 1.0}}], "source": "ES"}, {"DBLP title": "Synthesis Algorithm for Application-Specific Homogeneous Processor Networks.", "DBLP authors": ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Wei Jiang"], "year": 2009, "MAG papers": [{"PaperId": 2099973165, "PaperTitle": "synthesis algorithm for application specific homogeneous processor networks", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing.", "DBLP authors": ["De-Shiuan Chiou", "Shih-Hsin Chen", "Shih-Chieh Chang"], "year": 2009, "MAG papers": [{"PaperId": 2124784317, "PaperTitle": "sleep transistor sizing for leakage power minimization considering charge balancing", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces.", "DBLP authors": ["Bradley R. Quinton", "Steven J. E. Wilton"], "year": 2009, "MAG papers": [{"PaperId": 2113182920, "PaperTitle": "programmable logic core enhancements for high speed on chip interfaces", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study.", "DBLP authors": ["Dhruva Ghai", "Saraju P. Mohanty", "Elias Kougianos"], "year": 2009, "MAG papers": [{"PaperId": 2162372871, "PaperTitle": "design of parasitic and process variation aware nano cmos rf circuits a vco case study", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 69, "Affiliations": {"university of north texas": 3.0}}], "source": "ES"}, {"DBLP title": "Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications.", "DBLP authors": ["Kyoungwoo Lee", "Aviral Shrivastava", "Ilya Issenin", "Nikil D. Dutt", "Nalini Venkatasubramanian"], "year": 2009, "MAG papers": [{"PaperId": 2102503603, "PaperTitle": "partially protected caches to reduce failures due to soft errors in multimedia applications", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california irvine": 4.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Multivoltage Multifrequency Low-Energy Synthesis for Functionally Pipelined Datapath.", "DBLP authors": ["Xianwu Xing", "Ching-Chuen Jong"], "year": 2009, "MAG papers": [{"PaperId": 2138694084, "PaperTitle": "multivoltage multifrequency low energy synthesis for functionally pipelined datapath", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns.", "DBLP authors": ["Jason Thong", "Nicola Nicolici"], "year": 2009, "MAG papers": [{"PaperId": 2089902593, "PaperTitle": "time efficient single constant multiplication based on overlapping digit patterns", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration.", "DBLP authors": ["Sherief Reda", "Gregory Smith", "Larry Smith"], "year": 2009, "MAG papers": [{"PaperId": 2146630859, "PaperTitle": "maximizing the functional yield of wafer to wafer 3 d integration", "Year": 2009, "CitationCount": 80, "EstimatedCitation": 104, "Affiliations": {"sematech": 2.0, "brown university": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power Snoop Architecture for Synchronized Producer-Consumer Embedded Multiprocessing.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2009, "MAG papers": [{"PaperId": 2113354516, "PaperTitle": "low power snoop architecture for synchronized producer consumer embedded multiprocessing", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches.", "DBLP authors": ["Chang-Hyo Yu", "Kyusik Chung", "Donghyun Kim", "Seok-Hoon Kim", "Lee-Sup Kim"], "year": 2009, "MAG papers": [{"PaperId": 2032960710, "PaperTitle": "a 186 mvertices s 161 mw floating point vertex processor with optimized datapath and vertex caches", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"samsung": 1.0, "kaist": 3.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Analog Automatic Test Pattern Generation for Quasi-Static Structural Test.", "DBLP authors": ["Amir Zjajo", "Jos\u00e9 Pineda de Gyvez"], "year": 2009, "MAG papers": [{"PaperId": 2096686240, "PaperTitle": "analog automatic test pattern generation for quasi static structural test", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "X-Align: Improving the Scan Cell Observability of Response Compactors.", "DBLP authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"], "year": 2009, "MAG papers": [{"PaperId": 2155394810, "PaperTitle": "x align improving the scan cell observability of response compactors", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"kuwait university": 2.0}}], "source": "ES"}, {"DBLP title": "Methodology for Efficient Substrate Noise Analysis in Large-Scale Mixed-Signal Circuits.", "DBLP authors": ["Emre Salman", "Renatas Jakushokas", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "year": 2009, "MAG papers": [{"PaperId": 2147910024, "PaperTitle": "methodology for efficient substrate noise analysis in large scale mixed signal circuits", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"freescale semiconductor": 2.0, "university of rochester": 3.0}}], "source": "ES"}, {"DBLP title": "Mesh-of-Trees and Alternative Interconnection Networks for Single-Chip Parallelism.", "DBLP authors": ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "year": 2009, "MAG papers": [{"PaperId": 2149264708, "PaperTitle": "mesh of trees and alternative interconnection networks for single chip parallelism", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs.", "DBLP authors": ["Victor Dumitriu", "Gul N. Khan"], "year": 2009, "MAG papers": [{"PaperId": 2159795949, "PaperTitle": "throughput oriented noc topology generation and analysis for high performance socs", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 62, "Affiliations": {"ryerson university": 2.0}}], "source": "ES"}, {"DBLP title": "Checksum-Based Probabilistic Transient-Error Compensation for Linear Digital Systems.", "DBLP authors": ["Maryam Ashouei", "Abhijit Chatterjee"], "year": 2009, "MAG papers": [{"PaperId": 2098564826, "PaperTitle": "checksum based probabilistic transient error compensation for linear digital systems", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time.", "DBLP authors": ["Moo-young Kim", "Dongsuk Shin", "Hyunsoo Chae", "Chulwoo Kim"], "year": 2009, "MAG papers": [{"PaperId": 2151516060, "PaperTitle": "a low jitter open loop all digital clock generator with two cycle lock time", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "Finite-Point-Based Transistor Model: A New Approach to Fast Circuit Simulation.", "DBLP authors": ["Min Chen", "Wei Zhao", "Frank Liu", "Yu Cao"], "year": 2009, "MAG papers": [{"PaperId": 2157456213, "PaperTitle": "finite point based transistor model a new approach to fast circuit simulation", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 1.0, "arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Field-Programmable Gate Array Routing Fabric.", "DBLP authors": ["Mingjie Lin", "Abbas El Gamal"], "year": 2009, "MAG papers": [{"PaperId": 2164515409, "PaperTitle": "a low power field programmable gate array routing fabric", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture-Level Thermal Characterization for Multicore Microprocessors.", "DBLP authors": ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "year": 2009, "MAG papers": [{"PaperId": 2164681134, "PaperTitle": "architecture level thermal characterization for multicore microprocessors", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california riverside": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Interests and Limitations of Technology Scaling for Subthreshold Logic.", "DBLP authors": ["David Bol", "Renaud Ambroise", "Denis Flandre", "Jean-Didier Legat"], "year": 2009, "MAG papers": [{"PaperId": 2095816496, "PaperTitle": "interests and limitations of technology scaling for subthreshold logic", "Year": 2009, "CitationCount": 132, "EstimatedCitation": 190, "Affiliations": {"universite catholique de louvain": 4.0}}], "source": "ES"}, {"DBLP title": "Mitigating the Impact of Variability on Chip-Multiprocessor Power and Performance.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2009, "MAG papers": [{"PaperId": 2111563118, "PaperTitle": "mitigating the impact of variability on chip multiprocessor power and performance", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Variable Input Delay CMOS Logic for Low Power Design.", "DBLP authors": ["Tezaswi Raja", "Vishwani D. Agrawal", "Michael L. Bushnell"], "year": 2009, "MAG papers": [{"PaperId": 2021452258, "PaperTitle": "variable input delay cmos logic for low power design", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"auburn university": 1.0, "nvidia": 1.0, "rutgers university": 1.0}}], "source": "ES"}, {"DBLP title": "A High-Speed Word Level Finite Field Multiplier in BBF2m Using Redundant Representation.", "DBLP authors": ["Ashkan Hosseinzadeh Namin", "Huapeng Wu", "Majid Ahmadi"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Design and Analysis of Two Low-Power SRAM Cell Structures.", "DBLP authors": ["G. Razavipour", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2009, "MAG papers": [{"PaperId": 2096029841, "PaperTitle": "design and analysis of two low power sram cell structures", "Year": 2009, "CitationCount": 63, "EstimatedCitation": 105, "Affiliations": {"university of tehran": 2.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis of Resistive-Open Defects in SRAM Sense Amplifiers.", "DBLP authors": ["Alexandre Ney", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "year": 2009, "MAG papers": [{"PaperId": 2117812595, "PaperTitle": "analysis of resistive open defects in sram sense amplifiers", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of montpellier": 4.0}}], "source": "ES"}, {"DBLP title": "Identification of Dominant Noise Source and Parameter Sensitivity for Substrate Coupling.", "DBLP authors": ["Emre Salman", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "year": 2009, "MAG papers": [{"PaperId": 2155590443, "PaperTitle": "identification of dominant noise source and parameter sensitivity for substrate coupling", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"freescale semiconductor": 2.0, "university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Jonghee W. Yoon", "Aviral Shrivastava", "Sanghyun Park", "Minwook Ahn", "Yunheung Paek"], "year": 2009, "MAG papers": [{"PaperId": 2112136590, "PaperTitle": "a graph drawing based spatial mapping algorithm for coarse grained reconfigurable architectures", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"seoul national university": 4.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "A DLL Design for Testing I/O Setup and Hold Times.", "DBLP authors": ["Cheng Jia", "Linda Milor"], "year": 2009, "MAG papers": [{"PaperId": 2129147891, "PaperTitle": "a dll design for testing i o setup and hold times", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Implementing Multiphase Resonant Clocking on a Finite-Impulse Response Filter.", "DBLP authors": ["Zhengtao Yu", "Xun Liu"], "year": 2009, "MAG papers": [{"PaperId": 2134624431, "PaperTitle": "implementing multiphase resonant clocking on a finite impulse response filter", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Backward Interpolation Architecture for Algebraic Soft-Decision Reed-Solomon Decoding.", "DBLP authors": ["Jiangli Zhu", "Xinmiao Zhang", "Zhongfeng Wang"], "year": 2009, "MAG papers": [{"PaperId": 2134791857, "PaperTitle": "backward interpolation architecture for algebraic soft decision reed solomon decoding", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 56, "Affiliations": {"case western reserve university": 2.0, "broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Frequency-Domain Channel Estimator in 4 , times , 4 MIMO-OFDM Modems.", "DBLP authors": ["Ming-Fu Sun", "Ta-Yang Juan", "Kan-Si Lin", "Terng-Yin Hsu"], "year": 2009, "MAG papers": [{"PaperId": 2164562266, "PaperTitle": "adaptive frequency domain channel estimator in 4 times 4 mimo ofdm modems", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects.", "DBLP authors": ["Amlan Ganguly", "Partha Pratim Pande", "Benjamin Belzer"], "year": 2009, "MAG papers": [{"PaperId": 2129233954, "PaperTitle": "crosstalk aware channel coding schemes for energy efficient and reliable noc interconnects", "Year": 2009, "CitationCount": 93, "EstimatedCitation": 129, "Affiliations": {"washington state university": 3.0}}], "source": "ES"}, {"DBLP title": "A Framework for Power-Gating Functional Units in Embedded Microprocessors.", "DBLP authors": ["Soumyaroop Roy", "Nagarajan Ranganathan", "Srinivas Katkoori"], "year": 2009, "MAG papers": [{"PaperId": 2998529934, "PaperTitle": "a framework for power gating functional units in embedded microprocessors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2138406631, "PaperTitle": "a framework for power gating functional units in embedded microprocessors", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 75, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration.", "DBLP authors": ["Simone Corbetta", "Massimo Morandi", "Marco Novati", "Marco D. Santambrogio", "Donatella Sciuto", "Paola Spoletini"], "year": 2009, "MAG papers": [{"PaperId": 2100981069, "PaperTitle": "internal and external bitstream relocation for partial dynamic reconfiguration", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 73, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Effective Diagnostic Pattern Generation Strategy for Transition-Delay Faults in Full-Scan SOCs.", "DBLP authors": ["Davide Appello", "Paolo Bernardi", "Michelangelo Grosso", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2009, "MAG papers": [{"PaperId": 2073327942, "PaperTitle": "effective diagnostic pattern generation strategy for transition delay faults in full scan socs", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Dual-Edge-Triggered Level Converting Flip Flops With Symmetry in Setup Times and Insensitivity to Output Parasitics.", "DBLP authors": ["Lih-Yih Chiou", "Shien-Chun Luo"], "year": 2009, "MAG papers": [{"PaperId": 2115328878, "PaperTitle": "energy efficient dual edge triggered level converting flip flops with symmetry in setup times and insensitivity to output parasitics", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "A Fast Built-in Redundancy Analysis for Memories With Optimal Repair Rate Using a Line-Based Search Tree.", "DBLP authors": ["Woosik Jeong", "Ilkwon Kang", "Kyowon Jin", "Sungho Kang"], "year": 2009, "MAG papers": [{"PaperId": 2136323667, "PaperTitle": "a fast built in redundancy analysis for memories with optimal repair rate using a line based search tree", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 78, "Affiliations": {"yonsei university": 2.0, "sk hynix": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of Die-to-Die and Within-Die Parameter Variations on the Clock Frequency and Throughput of Multi-Core Processors.", "DBLP authors": ["Keith A. Bowman", "Alaa R. Alameldeen", "Srikanth T. Srinivasan", "Chris Wilkerson"], "year": 2009, "MAG papers": [{"PaperId": 2125669810, "PaperTitle": "impact of die to die and within die parameter variations on the clock frequency and throughput of multi core processors", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 77, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware Acceleration for Media/Transaction Applications in Network Processors.", "DBLP authors": ["Byeong Kil Lee", "Lizy K. John"], "year": 2009, "MAG papers": [{"PaperId": 2144662230, "PaperTitle": "hardware acceleration for media transaction applications in network processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 1.0, "texas instruments": 1.0}}, {"PaperId": 2996794097, "PaperTitle": "hardware acceleration for media transaction applications in network processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 2.5-GHz Built-in Jitter Measurement System in a Serial-Link Transceiver.", "DBLP authors": ["Shu-Yu Jiang", "Kuo-Hsing Cheng", "Pei-Yi Jian"], "year": 2009, "MAG papers": [{"PaperId": 2104751464, "PaperTitle": "a 2 5 ghz built in jitter measurement system in a serial link transceiver", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Floating-Point FPGA: Architecture and Modeling.", "DBLP authors": ["Chun Hok Ho", "Chi Wai Yu", "Philip Heng Wai Leong", "Wayne Luk", "Steven J. E. Wilton"], "year": 2009, "MAG papers": [{"PaperId": 2142676556, "PaperTitle": "floating point fpga architecture and modeling", "Year": 2009, "CitationCount": 59, "EstimatedCitation": 91, "Affiliations": {"imperial college london": 3.0, "university of british columbia": 1.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Improved Pervasive Sensing With RFID: An Ultra-Low Power Baseband Processor for UHF Tags.", "DBLP authors": ["Andrea Ricci", "Matteo Grisanti", "Ilaria De Munari", "Paolo Ciampolini"], "year": 2009, "MAG papers": [{"PaperId": 2109442331, "PaperTitle": "improved pervasive sensing with rfid an ultra low power baseband processor for uhf tags", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 52, "Affiliations": {"university of parma": 4.0}}], "source": "ES"}, {"DBLP title": "Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In.", "DBLP authors": ["Sudarshan Bahukudumbi", "Krishnendu Chakrabarty"], "year": 2009, "MAG papers": [{"PaperId": 2146817711, "PaperTitle": "power management using test pattern ordering for wafer level test during burn in", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application.", "DBLP authors": ["Qingjin Du", "Jingcheng Zhuang", "Tad A. Kwasniewski"], "year": 2009, "MAG papers": [{"PaperId": 2125584168, "PaperTitle": "a low power fast acquisition data recovery circuit with digital threshold decision for sfi 5 application", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"advanced micro devices": 1.0, "carleton university": 1.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies.", "DBLP authors": ["Yiran Chen", "Hai Li", "Kaushik Roy", "Cheng-Kok Koh"], "year": 2009, "MAG papers": [{"PaperId": 2105589287, "PaperTitle": "gated decap gate leakage control of on chip decoupling capacitors in scaled technologies", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"seagate technology": 2.0, "purdue university": 2.0}}], "source": "ES"}]