<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.21.13:09:59"
 outputDirectory="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2I2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CSR_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CSR_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CSR_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_DSP_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_DSP_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_DSP_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DFD_SUBSYSTEM_CLOCK_BRIDGE_DSPBY2_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DFD_SUBSYSTEM_CLOCK_BRIDGE_DSPBY2_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DFD_SUBSYSTEM_CLOCK_BRIDGE_DSPBY2_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_F2H_IRQ1_INTERRUPTS_USED"
     type="BigInteger"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="ftile_debug_status_econ" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ftile_debug_status_econ_export"
       direction="input"
       role="export"
       width="20" />
  </interface>
  <interface name="hssi_ss_1_p0_axi_st_tx_reset" kind="reset" start="0">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p0_axi_st_tx_interface" kind="axi4stream" start="0">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="associatedReset" value="hssi_ss_1_p0_axi_st_tx_reset" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_interface_tvalid"
       direction="input"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_interface_tready"
       direction="output"
       role="tready"
       width="1" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_interface_tdata"
       direction="input"
       role="tdata"
       width="64" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_interface_tkeep"
       direction="input"
       role="tkeep"
       width="8" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_interface_tlast"
       direction="input"
       role="tlast"
       width="1" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_interface_tuser"
       direction="input"
       role="tuser"
       width="2" />
  </interface>
  <interface name="hssi_ss_1_p0_tx_tuser_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_tx_tuser_ptp_tuser_1"
       direction="input"
       role="tuser_1"
       width="94" />
  </interface>
  <interface name="hssi_ss_1_p0_tx_tuser_ptp_extended" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_tx_tuser_ptp_extended_tuser_2"
       direction="input"
       role="tuser_2"
       width="328" />
  </interface>
  <interface name="hssi_ss_1_p1_axi_st_tx_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_p1_axi_st_tx_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p1_axi_st_tx_interface" kind="axi4stream" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="hssi_ss_1_p1_axi_st_tx_reset" />
   <port
       name="hssi_ss_1_p1_axi_st_tx_interface_tvalid"
       direction="input"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p1_axi_st_tx_interface_tready"
       direction="output"
       role="tready"
       width="1" />
   <port
       name="hssi_ss_1_p1_axi_st_tx_interface_tdata"
       direction="input"
       role="tdata"
       width="64" />
   <port
       name="hssi_ss_1_p1_axi_st_tx_interface_tkeep"
       direction="input"
       role="tkeep"
       width="8" />
   <port
       name="hssi_ss_1_p1_axi_st_tx_interface_tlast"
       direction="input"
       role="tlast"
       width="1" />
   <port
       name="hssi_ss_1_p1_axi_st_tx_interface_tuser"
       direction="input"
       role="tuser"
       width="2" />
  </interface>
  <interface name="hssi_ss_1_p1_tx_tuser_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p1_tx_tuser_ptp_tuser_1"
       direction="input"
       role="tuser_1"
       width="94" />
  </interface>
  <interface name="hssi_ss_1_p1_tx_tuser_ptp_extended" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p1_tx_tuser_ptp_extended_tuser_2"
       direction="input"
       role="tuser_2"
       width="328" />
  </interface>
  <interface name="hssi_ss_1_p2_axi_st_tx_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_p2_axi_st_tx_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p2_axi_st_tx_interface" kind="axi4stream" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="hssi_ss_1_p2_axi_st_tx_reset" />
   <port
       name="hssi_ss_1_p2_axi_st_tx_interface_tvalid"
       direction="input"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p2_axi_st_tx_interface_tready"
       direction="output"
       role="tready"
       width="1" />
   <port
       name="hssi_ss_1_p2_axi_st_tx_interface_tdata"
       direction="input"
       role="tdata"
       width="64" />
   <port
       name="hssi_ss_1_p2_axi_st_tx_interface_tkeep"
       direction="input"
       role="tkeep"
       width="8" />
   <port
       name="hssi_ss_1_p2_axi_st_tx_interface_tlast"
       direction="input"
       role="tlast"
       width="1" />
   <port
       name="hssi_ss_1_p2_axi_st_tx_interface_tuser"
       direction="input"
       role="tuser"
       width="2" />
  </interface>
  <interface name="hssi_ss_1_p2_tx_tuser_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p2_tx_tuser_ptp_tuser_1"
       direction="input"
       role="tuser_1"
       width="94" />
  </interface>
  <interface name="hssi_ss_1_p2_tx_tuser_ptp_extended" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p2_tx_tuser_ptp_extended_tuser_2"
       direction="input"
       role="tuser_2"
       width="328" />
  </interface>
  <interface name="hssi_ss_1_p3_axi_st_tx_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_p3_axi_st_tx_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p3_axi_st_tx_interface" kind="axi4stream" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="hssi_ss_1_p3_axi_st_tx_reset" />
   <port
       name="hssi_ss_1_p3_axi_st_tx_interface_tvalid"
       direction="input"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p3_axi_st_tx_interface_tready"
       direction="output"
       role="tready"
       width="1" />
   <port
       name="hssi_ss_1_p3_axi_st_tx_interface_tdata"
       direction="input"
       role="tdata"
       width="64" />
   <port
       name="hssi_ss_1_p3_axi_st_tx_interface_tkeep"
       direction="input"
       role="tkeep"
       width="8" />
   <port
       name="hssi_ss_1_p3_axi_st_tx_interface_tlast"
       direction="input"
       role="tlast"
       width="1" />
   <port
       name="hssi_ss_1_p3_axi_st_tx_interface_tuser"
       direction="input"
       role="tuser"
       width="2" />
  </interface>
  <interface name="hssi_ss_1_p3_tx_tuser_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p3_tx_tuser_ptp_tuser_1"
       direction="input"
       role="tuser_1"
       width="94" />
  </interface>
  <interface name="hssi_ss_1_p3_tx_tuser_ptp_extended" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p3_tx_tuser_ptp_extended_tuser_2"
       direction="input"
       role="tuser_2"
       width="328" />
  </interface>
  <interface name="hssi_ss_1_p0_axi_st_rx_reset" kind="reset" start="0">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_p0_axi_st_rx_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p0_rx_tuser_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_rx_tuser_status_tuser_1"
       direction="output"
       role="tuser_1"
       width="5" />
  </interface>
  <interface name="hssi_ss_1_p1_axi_st_rx_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_p1_axi_st_rx_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p1_axi_st_rx_interface" kind="axi4stream" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="hssi_ss_1_p1_axi_st_rx_reset" />
   <port
       name="hssi_ss_1_p1_axi_st_rx_interface_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p1_axi_st_rx_interface_tdata"
       direction="output"
       role="tdata"
       width="64" />
   <port
       name="hssi_ss_1_p1_axi_st_rx_interface_tkeep"
       direction="output"
       role="tkeep"
       width="8" />
   <port
       name="hssi_ss_1_p1_axi_st_rx_interface_tlast"
       direction="output"
       role="tlast"
       width="1" />
   <port
       name="hssi_ss_1_p1_axi_st_rx_interface_tuser"
       direction="output"
       role="tuser"
       width="7" />
  </interface>
  <interface name="hssi_ss_1_p2_axi_st_rx_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_p2_axi_st_rx_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p2_axi_st_rx_interface" kind="axi4stream" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="hssi_ss_1_p2_axi_st_rx_reset" />
   <port
       name="hssi_ss_1_p2_axi_st_rx_interface_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p2_axi_st_rx_interface_tdata"
       direction="output"
       role="tdata"
       width="64" />
   <port
       name="hssi_ss_1_p2_axi_st_rx_interface_tkeep"
       direction="output"
       role="tkeep"
       width="8" />
   <port
       name="hssi_ss_1_p2_axi_st_rx_interface_tlast"
       direction="output"
       role="tlast"
       width="1" />
   <port
       name="hssi_ss_1_p2_axi_st_rx_interface_tuser"
       direction="output"
       role="tuser"
       width="7" />
  </interface>
  <interface name="hssi_ss_1_p3_axi_st_rx_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_p3_axi_st_rx_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p3_axi_st_rx_interface" kind="axi4stream" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="hssi_ss_1_p3_axi_st_rx_reset" />
   <port
       name="hssi_ss_1_p3_axi_st_rx_interface_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p3_axi_st_rx_interface_tdata"
       direction="output"
       role="tdata"
       width="64" />
   <port
       name="hssi_ss_1_p3_axi_st_rx_interface_tkeep"
       direction="output"
       role="tkeep"
       width="8" />
   <port
       name="hssi_ss_1_p3_axi_st_rx_interface_tlast"
       direction="output"
       role="tlast"
       width="1" />
   <port
       name="hssi_ss_1_p3_axi_st_rx_interface_tuser"
       direction="output"
       role="tuser"
       width="7" />
  </interface>
  <interface name="hssi_ss_1_p0_axi_st_tx_ptp_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_ptp_interface_tvalid"
       direction="input"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_ptp_interface_tdata"
       direction="input"
       role="tdata"
       width="96" />
  </interface>
  <interface
     name="hssi_ss_1_p0_axi_st_tx_egrs0_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_egrs0_interface_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p0_axi_st_tx_egrs0_interface_tdata"
       direction="output"
       role="tdata"
       width="104" />
  </interface>
  <interface
     name="hssi_ss_1_p0_axi_st_rx_ingrs0_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_axi_st_rx_ingrs0_interface_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
   <port
       name="hssi_ss_1_p0_axi_st_rx_ingrs0_interface_tdata"
       direction="output"
       role="tdata"
       width="96" />
  </interface>
  <interface
     name="hssi_ss_1_p0_tx_flow_control_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_tx_flow_control_interface_i_p0_tx_pause"
       direction="input"
       role="i_p0_tx_pause"
       width="1" />
   <port
       name="hssi_ss_1_p0_tx_flow_control_interface_i_p0_tx_pfc"
       direction="input"
       role="i_p0_tx_pfc"
       width="8" />
  </interface>
  <interface
     name="hssi_ss_1_p1_tx_flow_control_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p1_tx_flow_control_interface_i_p1_tx_pause"
       direction="input"
       role="i_p1_tx_pause"
       width="1" />
   <port
       name="hssi_ss_1_p1_tx_flow_control_interface_i_p1_tx_pfc"
       direction="input"
       role="i_p1_tx_pfc"
       width="8" />
  </interface>
  <interface
     name="hssi_ss_1_p2_tx_flow_control_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p2_tx_flow_control_interface_i_p2_tx_pause"
       direction="input"
       role="i_p2_tx_pause"
       width="1" />
   <port
       name="hssi_ss_1_p2_tx_flow_control_interface_i_p2_tx_pfc"
       direction="input"
       role="i_p2_tx_pfc"
       width="8" />
  </interface>
  <interface
     name="hssi_ss_1_p3_tx_flow_control_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p3_tx_flow_control_interface_i_p3_tx_pause"
       direction="input"
       role="i_p3_tx_pause"
       width="1" />
   <port
       name="hssi_ss_1_p3_tx_flow_control_interface_i_p3_tx_pfc"
       direction="input"
       role="i_p3_tx_pfc"
       width="8" />
  </interface>
  <interface name="hssi_ss_1_p0_tx_srl_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_tx_srl_interface_p0_tx_serial"
       direction="output"
       role="p0_tx_serial"
       width="1" />
   <port
       name="hssi_ss_1_p0_tx_srl_interface_p0_tx_serial_n"
       direction="output"
       role="p0_tx_serial_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p0_rx_srl_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p0_rx_srl_interface_p0_rx_serial"
       direction="input"
       role="p0_rx_serial"
       width="1" />
   <port
       name="hssi_ss_1_p0_rx_srl_interface_p0_rx_serial_n"
       direction="input"
       role="p0_rx_serial_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p1_tx_srl_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p1_tx_srl_interface_p1_tx_serial"
       direction="output"
       role="p1_tx_serial"
       width="1" />
   <port
       name="hssi_ss_1_p1_tx_srl_interface_p1_tx_serial_n"
       direction="output"
       role="p1_tx_serial_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p1_rx_srl_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p1_rx_srl_interface_p1_rx_serial"
       direction="input"
       role="p1_rx_serial"
       width="1" />
   <port
       name="hssi_ss_1_p1_rx_srl_interface_p1_rx_serial_n"
       direction="input"
       role="p1_rx_serial_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p2_rx_srl_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p2_rx_srl_interface_p2_rx_serial"
       direction="input"
       role="p2_rx_serial"
       width="1" />
   <port
       name="hssi_ss_1_p2_rx_srl_interface_p2_rx_serial_n"
       direction="input"
       role="p2_rx_serial_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_p3_rx_srl_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_p3_rx_srl_interface_p3_rx_serial"
       direction="input"
       role="p3_rx_serial"
       width="1" />
   <port
       name="hssi_ss_1_p3_rx_srl_interface_p3_rx_serial_n"
       direction="input"
       role="p3_rx_serial_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_subsystem_cold_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="clk_100" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="hssi_ss_1_subsystem_cold_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_subsystem_cold_rst_ack_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_subsystem_cold_rst_ack_n_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_p0_tx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hssi_ss_1_i_p0_tx_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_p0_rx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hssi_ss_1_i_p0_rx_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_o_p0_rx_rst_ack_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_o_p0_rx_rst_ack_n_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_o_p0_tx_rst_ack_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_o_p0_tx_rst_ack_n_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_p1_tx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hssi_ss_1_i_p1_tx_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_p1_rx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hssi_ss_1_i_p1_rx_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_o_p1_rx_rst_ack_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_o_p1_rx_rst_ack_n_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_o_p1_tx_rst_ack_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hssi_ss_1_o_p1_tx_rst_ack_n_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_p2_tx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hssi_ss_1_i_p2_tx_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_p2_rx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hssi_ss_1_i_p2_rx_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_p3_tx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hssi_ss_1_i_p3_tx_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_p3_rx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hssi_ss_1_i_p3_rx_rst_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hssi_ss_1_i_clk_ref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="hssi_ss_1_i_clk_ref_clk" direction="input" role="clk" width="3" />
  </interface>
  <interface name="qsfpdd_status_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="qsfpdd_status_pio_external_connection_export"
       direction="input"
       role="export"
       width="2" />
  </interface>
  <interface name="qsfpdd_ctrl_pio_0_econ" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="qsfpdd_ctrl_pio_0_econ_export"
       direction="output"
       role="export"
       width="6" />
  </interface>
  <interface name="clk_csr_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_csr_in_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_dsp_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_dsp_in_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="hssi_ss_1_o_p0_clk_rec_div" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="hssi_ss_1_o_p0_clk_rec_div_clk"
       direction="output"
       role="clk"
       width="1" />
  </interface>
  <interface name="ftile_out_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ftile_out_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface
     name="dfd_subsystem_clock_bridge_dspby2_in_clk"
     kind="clock"
     start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="dfd_subsystem_clock_bridge_dspby2_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="dma_subsys_ninit_done" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="dma_subsys_ninit_done_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface
     name="dma_subsys_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dma_subsys_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="dma_subsys_dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_data"
       direction="input"
       role="data"
       width="96" />
  </interface>
  <interface name="ts_chs_compl_0_rst_bus_in" kind="conduit" start="0">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ts_chs_compl_0_rst_bus_in_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface
     name="dma_subsys_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dma_subsys_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="dma_subsys_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_fingerprint"
       direction="input"
       role="fingerprint"
       width="20" />
   <port
       name="dma_subsys_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_data"
       direction="input"
       role="data"
       width="96" />
  </interface>
  <interface
     name="dma_subsys_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dma_subsys_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="dma_subsys_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_fingerprint"
       direction="output"
       role="fingerprint"
       width="20" />
  </interface>
  <interface name="agilex_hps_f2h_stm_hw_events" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="agilex_hps_f2h_stm_hw_events_stm_hwevents"
       direction="input"
       role="stm_hwevents"
       width="44" />
  </interface>
  <interface name="agilex_hps_h2f_cs" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="agilex_hps_h2f_cs_ntrst"
       direction="input"
       role="ntrst"
       width="1" />
   <port name="agilex_hps_h2f_cs_tck" direction="input" role="tck" width="1" />
   <port name="agilex_hps_h2f_cs_tdi" direction="input" role="tdi" width="1" />
   <port name="agilex_hps_h2f_cs_tdo" direction="output" role="tdo" width="1" />
   <port
       name="agilex_hps_h2f_cs_tdoen"
       direction="output"
       role="tdoen"
       width="1" />
   <port name="agilex_hps_h2f_cs_tms" direction="input" role="tms" width="1" />
  </interface>
  <interface name="hps_io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hps_io_EMAC1_TX_CLK"
       direction="output"
       role="EMAC1_TX_CLK"
       width="1" />
   <port
       name="hps_io_EMAC1_TXD0"
       direction="output"
       role="EMAC1_TXD0"
       width="1" />
   <port
       name="hps_io_EMAC1_TXD1"
       direction="output"
       role="EMAC1_TXD1"
       width="1" />
   <port
       name="hps_io_EMAC1_TXD2"
       direction="output"
       role="EMAC1_TXD2"
       width="1" />
   <port
       name="hps_io_EMAC1_TXD3"
       direction="output"
       role="EMAC1_TXD3"
       width="1" />
   <port
       name="hps_io_EMAC1_RX_CTL"
       direction="input"
       role="EMAC1_RX_CTL"
       width="1" />
   <port
       name="hps_io_EMAC1_TX_CTL"
       direction="output"
       role="EMAC1_TX_CTL"
       width="1" />
   <port
       name="hps_io_EMAC1_RX_CLK"
       direction="input"
       role="EMAC1_RX_CLK"
       width="1" />
   <port
       name="hps_io_EMAC1_RXD0"
       direction="input"
       role="EMAC1_RXD0"
       width="1" />
   <port
       name="hps_io_EMAC1_RXD1"
       direction="input"
       role="EMAC1_RXD1"
       width="1" />
   <port
       name="hps_io_EMAC1_RXD2"
       direction="input"
       role="EMAC1_RXD2"
       width="1" />
   <port
       name="hps_io_EMAC1_RXD3"
       direction="input"
       role="EMAC1_RXD3"
       width="1" />
   <port
       name="hps_io_EMAC1_MDIO"
       direction="bidir"
       role="EMAC1_MDIO"
       width="1" />
   <port name="hps_io_EMAC1_MDC" direction="output" role="EMAC1_MDC" width="1" />
   <port name="hps_io_SDMMC_CMD" direction="bidir" role="SDMMC_CMD" width="1" />
   <port name="hps_io_SDMMC_D0" direction="bidir" role="SDMMC_D0" width="1" />
   <port name="hps_io_SDMMC_D1" direction="bidir" role="SDMMC_D1" width="1" />
   <port name="hps_io_SDMMC_D2" direction="bidir" role="SDMMC_D2" width="1" />
   <port name="hps_io_SDMMC_D3" direction="bidir" role="SDMMC_D3" width="1" />
   <port name="hps_io_SDMMC_D4" direction="bidir" role="SDMMC_D4" width="1" />
   <port name="hps_io_SDMMC_D5" direction="bidir" role="SDMMC_D5" width="1" />
   <port name="hps_io_SDMMC_D6" direction="bidir" role="SDMMC_D6" width="1" />
   <port name="hps_io_SDMMC_D7" direction="bidir" role="SDMMC_D7" width="1" />
   <port
       name="hps_io_SDMMC_CCLK"
       direction="output"
       role="SDMMC_CCLK"
       width="1" />
   <port name="hps_io_SPIM0_CLK" direction="output" role="SPIM0_CLK" width="1" />
   <port
       name="hps_io_SPIM0_MOSI"
       direction="output"
       role="SPIM0_MOSI"
       width="1" />
   <port
       name="hps_io_SPIM0_MISO"
       direction="input"
       role="SPIM0_MISO"
       width="1" />
   <port
       name="hps_io_SPIM0_SS0_N"
       direction="output"
       role="SPIM0_SS0_N"
       width="1" />
   <port name="hps_io_SPIM1_CLK" direction="output" role="SPIM1_CLK" width="1" />
   <port
       name="hps_io_SPIM1_MOSI"
       direction="output"
       role="SPIM1_MOSI"
       width="1" />
   <port
       name="hps_io_SPIM1_MISO"
       direction="input"
       role="SPIM1_MISO"
       width="1" />
   <port
       name="hps_io_SPIM1_SS0_N"
       direction="output"
       role="SPIM1_SS0_N"
       width="1" />
   <port
       name="hps_io_SPIM1_SS1_N"
       direction="output"
       role="SPIM1_SS1_N"
       width="1" />
   <port name="hps_io_UART1_RX" direction="input" role="UART1_RX" width="1" />
   <port name="hps_io_UART1_TX" direction="output" role="UART1_TX" width="1" />
   <port name="hps_io_I2C1_SDA" direction="bidir" role="I2C1_SDA" width="1" />
   <port name="hps_io_I2C1_SCL" direction="bidir" role="I2C1_SCL" width="1" />
   <port
       name="hps_io_hps_osc_clk"
       direction="input"
       role="hps_osc_clk"
       width="1" />
   <port
       name="hps_io_gpio0_io11"
       direction="bidir"
       role="gpio0_io11"
       width="1" />
   <port
       name="hps_io_gpio0_io12"
       direction="bidir"
       role="gpio0_io12"
       width="1" />
   <port
       name="hps_io_gpio0_io13"
       direction="bidir"
       role="gpio0_io13"
       width="1" />
   <port
       name="hps_io_gpio0_io14"
       direction="bidir"
       role="gpio0_io14"
       width="1" />
   <port
       name="hps_io_gpio0_io15"
       direction="bidir"
       role="gpio0_io15"
       width="1" />
   <port
       name="hps_io_gpio0_io16"
       direction="bidir"
       role="gpio0_io16"
       width="1" />
   <port
       name="hps_io_gpio0_io17"
       direction="bidir"
       role="gpio0_io17"
       width="1" />
   <port
       name="hps_io_gpio0_io18"
       direction="bidir"
       role="gpio0_io18"
       width="1" />
   <port
       name="hps_io_gpio1_io16"
       direction="bidir"
       role="gpio1_io16"
       width="1" />
   <port
       name="hps_io_gpio1_io17"
       direction="bidir"
       role="gpio1_io17"
       width="1" />
  </interface>
  <interface name="agilex_hps_h2f_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="agilex_hps_h2f_reset_reset"
       direction="output"
       role="reset"
       width="1" />
  </interface>
  <interface name="f2h_irq1" kind="interrupt" start="1">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="irqMap" value="" />
   <property name="irqScheme" value="INDIVIDUAL_REQUESTS" />
   <port name="f2h_irq1_irq" direction="input" role="irq" width="32" />
  </interface>
  <interface name="emif_hps_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="emif_hps_pll_ref_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="emif_hps_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_hps_oct_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="emif_hps_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="emif_hps_mem_mem_ck" direction="output" role="mem_ck" width="1" />
   <port
       name="emif_hps_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port name="emif_hps_mem_mem_a" direction="output" role="mem_a" width="17" />
   <port
       name="emif_hps_mem_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port name="emif_hps_mem_mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="emif_hps_mem_mem_bg" direction="output" role="mem_bg" width="1" />
   <port
       name="emif_hps_mem_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="emif_hps_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="2" />
   <port
       name="emif_hps_mem_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
   <port
       name="emif_hps_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="emif_hps_mem_mem_par"
       direction="output"
       role="mem_par"
       width="1" />
   <port
       name="emif_hps_mem_mem_alert_n"
       direction="input"
       role="mem_alert_n"
       width="1" />
   <port
       name="emif_hps_mem_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="9" />
   <port
       name="emif_hps_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="9" />
   <port name="emif_hps_mem_mem_dq" direction="bidir" role="mem_dq" width="72" />
   <port
       name="emif_hps_mem_mem_dbi_n"
       direction="bidir"
       role="mem_dbi_n"
       width="9" />
  </interface>
  <interface name="button_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="button_pio_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="dipsw_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dipsw_pio_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="led_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="led_pio_external_connection_in_port"
       direction="input"
       role="in_port"
       width="3" />
   <port
       name="led_pio_external_connection_out_port"
       direction="output"
       role="out_port"
       width="3" />
  </interface>
  <interface name="ddc_avst_sink" kind="conduit" start="0">
   <property name="associatedClock" value="clk_dsp_in_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ddc_avst_sink_avst_sink_valid"
       direction="input"
       role="avst_sink_valid"
       width="1" />
   <port
       name="ddc_avst_sink_avst_sink_channel"
       direction="input"
       role="avst_sink_channel"
       width="8" />
   <port
       name="ddc_avst_sink_avst_sink_data_l1"
       direction="input"
       role="avst_sink_data_l1"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l2"
       direction="input"
       role="avst_sink_data_l2"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l3"
       direction="input"
       role="avst_sink_data_l3"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l4"
       direction="input"
       role="avst_sink_data_l4"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l5"
       direction="input"
       role="avst_sink_data_l5"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l6"
       direction="input"
       role="avst_sink_data_l6"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l7"
       direction="input"
       role="avst_sink_data_l7"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l8"
       direction="input"
       role="avst_sink_data_l8"
       width="32" />
  </interface>
  <interface name="duc_avst_source" kind="conduit" start="0">
   <property name="associatedClock" value="clk_dsp_in_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="duc_avst_source_duc_avst_source_valid"
       direction="output"
       role="duc_avst_source_valid"
       width="1" />
   <port
       name="duc_avst_source_duc_avst_source_data0"
       direction="output"
       role="duc_avst_source_data0"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data1"
       direction="output"
       role="duc_avst_source_data1"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data2"
       direction="output"
       role="duc_avst_source_data2"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data3"
       direction="output"
       role="duc_avst_source_data3"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data4"
       direction="output"
       role="duc_avst_source_data4"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data5"
       direction="output"
       role="duc_avst_source_data5"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data6"
       direction="output"
       role="duc_avst_source_data6"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data7"
       direction="output"
       role="duc_avst_source_data7"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_channel"
       direction="output"
       role="duc_avst_source_channel"
       width="8" />
  </interface>
  <interface name="avst_tx_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="associatedReset" value="rst_csr_in_reset" />
   <property name="prSafe" value="false" />
   <port
       name="avst_tx_ptp_i_av_st_tx_skip_crc"
       direction="input"
       role="i_av_st_tx_skip_crc"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_ts_valid"
       direction="input"
       role="i_av_st_tx_ptp_ts_valid"
       width="2" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_ins_ets"
       direction="input"
       role="i_av_st_tx_ptp_ins_ets"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_ins_cf"
       direction="input"
       role="i_av_st_tx_ptp_ins_cf"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_tx_its"
       direction="input"
       role="i_av_st_tx_ptp_tx_its"
       width="96" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_asym_p2p_idx"
       direction="input"
       role="i_av_st_tx_ptp_asym_p2p_idx"
       width="7" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_asym_sign"
       direction="input"
       role="i_av_st_tx_ptp_asym_sign"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_asym"
       direction="input"
       role="i_av_st_tx_ptp_asym"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_p2p"
       direction="input"
       role="i_av_st_tx_ptp_p2p"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_ts_format"
       direction="input"
       role="i_av_st_tx_ptp_ts_format"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_update_eb"
       direction="input"
       role="i_av_st_tx_ptp_update_eb"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_zero_csum"
       direction="input"
       role="i_av_st_tx_ptp_zero_csum"
       width="1" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_eb_offset"
       direction="input"
       role="i_av_st_tx_ptp_eb_offset"
       width="16" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_csum_offset"
       direction="input"
       role="i_av_st_tx_ptp_csum_offset"
       width="16" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_cf_offset"
       direction="input"
       role="i_av_st_tx_ptp_cf_offset"
       width="16" />
   <port
       name="avst_tx_ptp_i_av_st_tx_ptp_ts_offset"
       direction="input"
       role="i_av_st_tx_ptp_ts_offset"
       width="16" />
  </interface>
  <interface name="avst_axist_bridge_0_axit_tx_if" kind="axi4stream" start="1">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="associatedReset" value="rst_csr_in_reset" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tready"
       direction="input"
       role="tready"
       width="1" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tdata"
       direction="output"
       role="tdata"
       width="64" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tlast"
       direction="output"
       role="tlast"
       width="1" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tkeep"
       direction="output"
       role="tkeep"
       width="8" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tuser"
       direction="output"
       role="tuser"
       width="2" />
  </interface>
  <interface name="axist_tx_user" kind="conduit" start="0">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="associatedReset" value="rst_csr_in_reset" />
   <property name="prSafe" value="false" />
   <port
       name="axist_tx_user_o_axi_st_tx_tuser_ptp"
       direction="output"
       role="o_axi_st_tx_tuser_ptp"
       width="94" />
   <port
       name="axist_tx_user_o_axi_st_tx_tuser_ptp_extended"
       direction="output"
       role="o_axi_st_tx_tuser_ptp_extended"
       width="328" />
  </interface>
  <interface name="avst_rx_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="associatedReset" value="rst_csr_in_reset" />
   <property name="prSafe" value="false" />
   <port
       name="avst_rx_ptp_o_av_st_rxstatus_data"
       direction="output"
       role="o_av_st_rxstatus_data"
       width="40" />
   <port
       name="avst_rx_ptp_o_av_st_rxstatus_valid"
       direction="output"
       role="o_av_st_rxstatus_valid"
       width="1" />
   <port
       name="avst_rx_ptp_o_av_st_ptp_rx_its"
       direction="output"
       role="o_av_st_ptp_rx_its"
       width="96" />
  </interface>
  <interface name="axist_rx_user" kind="conduit" start="0">
   <property name="associatedClock" value="ftile_out_clk" />
   <property name="associatedReset" value="rst_csr_in_reset" />
   <property name="prSafe" value="false" />
   <port
       name="axist_rx_user_i_axi_st_rx_tuser_sts"
       direction="input"
       role="i_axi_st_rx_tuser_sts"
       width="5" />
   <port
       name="axist_rx_user_i_axi_st_rx_tuser_sts_extended"
       direction="input"
       role="i_axi_st_rx_tuser_sts_extended"
       width="32" />
   <port
       name="axist_rx_user_i_axi_st_rx_ingrts0_tdata"
       direction="input"
       role="i_axi_st_rx_ingrts0_tdata"
       width="96" />
   <port
       name="axist_rx_user_i_axi_st_rx_ingrts0_tvalid"
       direction="input"
       role="i_axi_st_rx_ingrts0_tvalid"
       width="1" />
  </interface>
  <interface name="ptp_tod_concat_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ptp_tod_concat_out_o_mac_ptp_fp"
       direction="output"
       role="o_mac_ptp_fp"
       width="22" />
   <port
       name="ptp_tod_concat_out_o_mac_ptp_ts_req"
       direction="output"
       role="o_mac_ptp_ts_req"
       width="1" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_tx_ets_valid"
       direction="input"
       role="i_mac_ptp_tx_ets_valid"
       width="1" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_tx_ets"
       direction="input"
       role="i_mac_ptp_tx_ets"
       width="96" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_tx_ets_fp"
       direction="input"
       role="i_mac_ptp_tx_ets_fp"
       width="22" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_rx_its_valid"
       direction="input"
       role="i_mac_ptp_rx_its_valid"
       width="1" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_rx_its"
       direction="input"
       role="i_mac_ptp_rx_its"
       width="96" />
   <port
       name="ptp_tod_concat_out_i_ext_ptp_fp"
       direction="input"
       role="i_ext_ptp_fp"
       width="20" />
   <port
       name="ptp_tod_concat_out_i_ext_ptp_ts_req"
       direction="input"
       role="i_ext_ptp_ts_req"
       width="1" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_tx_ets_valid"
       direction="output"
       role="o_ext_ptp_tx_ets_valid"
       width="1" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_tx_ets"
       direction="output"
       role="o_ext_ptp_tx_ets"
       width="96" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_tx_ets_fp"
       direction="output"
       role="o_ext_ptp_tx_ets_fp"
       width="20" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_rx_its"
       direction="output"
       role="o_ext_ptp_rx_its"
       width="96" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_rx_its_valid"
       direction="output"
       role="o_ext_ptp_rx_its_valid"
       width="1" />
  </interface>
  <interface name="phipps_peak_0_rx_pcs_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="phipps_peak_0_rx_pcs_ready_rx_pcs_ready"
       direction="input"
       role="rx_pcs_ready"
       width="1" />
  </interface>
  <interface name="phipps_peak_0_tx_lanes_stable" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="phipps_peak_0_tx_lanes_stable_tx_lanes_stable"
       direction="input"
       role="tx_lanes_stable"
       width="1" />
  </interface>
  <interface
     name="phipps_peak_0_lphy_ss_top_0_pb_avst_sink"
     kind="avalon_streaming"
     start="0">
   <property name="associatedClock" value="clk_dsp_in_clk" />
   <property name="associatedReset" value="rst_dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="phipps_peak_0_lphy_ss_top_0_pb_avst_sink_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="phipps_peak_0_lphy_ss_top_0_pb_avst_sink_data"
       direction="input"
       role="data"
       width="64" />
   <port
       name="phipps_peak_0_lphy_ss_top_0_pb_avst_sink_ready"
       direction="output"
       role="ready"
       width="1" />
  </interface>
  <interface
     name="phipps_peak_0_lphy_ss_top_0_lphy_ss_top_duc_ddc_lpbk_en"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="phipps_peak_0_lphy_ss_top_0_lphy_ss_top_duc_ddc_lpbk_en_data"
       direction="output"
       role="data"
       width="1" />
  </interface>
  <interface name="rst_dsp_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="rst_dsp_in_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="rst_eth_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="rst_eth_in_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="rst_csr_act_high_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="clk_csr_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="rst_csr_act_high_in_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="rst_csr_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="clk_csr_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="rst_csr_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="clk_100" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="dma_subsys_port0_rx_dma_resetn_reset_n" kind="reset" start="0">
   <property name="associatedClock" value="clk_100" />
   <property name="synchronousEdges" value="BOTH" />
   <port
       name="dma_subsys_port0_rx_dma_resetn_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="dma_subsys_port1_rx_dma_resetn_reset_n" kind="reset" start="0">
   <property name="associatedClock" value="clk_100" />
   <property name="synchronousEdges" value="BOTH" />
   <port
       name="dma_subsys_port1_rx_dma_resetn_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="qsys_top_master_todclk_0_in_clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="qsys_top_master_todclk_0_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk_100" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ninit_done" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ninit_done_ninit_done"
       direction="output"
       role="ninit_done"
       width="1" />
  </interface>
  <interface name="tod_timestamp_96b_0_pps_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tod_timestamp_96b_0_pps_in_pps_in"
       direction="input"
       role="pps_in"
       width="1" />
  </interface>
  <interface name="master_tod_top_0_pulse_per_second" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="master_tod_top_0_pulse_per_second_pps"
       direction="output"
       role="pps"
       width="1" />
  </interface>
  <interface
     name="mtod_subsys_master_tod_top_0_i_upstr_pll"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="mtod_subsys_master_tod_top_0_i_upstr_pll_lock"
       direction="input"
       role="lock"
       width="1" />
  </interface>
  <interface name="mtod_subsys_pps_in" kind="conduit" start="0">
   <property name="associatedClock" value="qsys_top_master_todclk_0_in_clk" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port
       name="mtod_subsys_pps_in_pulse_per_second"
       direction="input"
       role="pulse_per_second"
       width="1" />
  </interface>
  <interface
     name="tod_subsys_0_master_tod_subsys_0_mtod_subsys_pps_load_tod_0_time_of_day_96b"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tod_subsys_0_master_tod_subsys_0_mtod_subsys_pps_load_tod_0_time_of_day_96b_data"
       direction="input"
       role="data"
       width="96" />
  </interface>
  <interface
     name="tod_subsys_0_tod_slave_sub_system_0_master_tod_split_conduit_end_10"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tod_subsys_0_tod_slave_sub_system_0_master_tod_split_conduit_end_10_data"
       direction="output"
       role="data"
       width="96" />
   <port
       name="tod_subsys_0_tod_slave_sub_system_0_master_tod_split_conduit_end_10_valid"
       direction="output"
       role="valid"
       width="1" />
  </interface>
  <interface
     name="tod_subsys_0_tod_slave_port_8_tod_stack_tx_tod_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tod_subsys_0_tod_slave_port_8_tod_stack_tx_tod_interface_tdata"
       direction="output"
       role="tdata"
       width="96" />
   <port
       name="tod_subsys_0_tod_slave_port_8_tod_stack_tx_tod_interface_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
  </interface>
  <interface
     name="tod_subsys_0_tod_slave_port_8_tod_stack_rx_tod_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tod_subsys_0_tod_slave_port_8_tod_stack_rx_tod_interface_tdata"
       direction="output"
       role="tdata"
       width="96" />
   <port
       name="tod_subsys_0_tod_slave_port_8_tod_stack_rx_tod_interface_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
  </interface>
  <interface
     name="tod_slave_subsys_port_8_tod_stack_tx_pll_locked"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tod_slave_subsys_port_8_tod_stack_tx_pll_locked_lock"
       direction="input"
       role="lock"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="qsys_top" version="1.0" name="qsys_top">
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_CLK_100_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CSR_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_DSP_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter
     name="AUTO_DFD_SUBSYSTEM_CLOCK_BRIDGE_DSPBY2_IN_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_F2H_IRQ1_INTERRUPTS_USED" value="-1" />
  <parameter
     name="AUTO_DFD_SUBSYSTEM_CLOCK_BRIDGE_DSPBY2_IN_CLK_CLOCK_RATE"
     value="-1" />
  <parameter name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_CLK_DSP_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CSR_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter
     name="AUTO_DFD_SUBSYSTEM_CLOCK_BRIDGE_DSPBY2_IN_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLK_DSP_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CSR_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/clk_ss.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ed_synth.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/hps_sub_sys.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_jtg_mst.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_periph.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/rst_ss.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/sys_manager.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/tod_subsys.qsys" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top"</message>
   <message level="Info" culprit="qsys_top">"Generating: ftile_debug_status_pio_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: hssi_ss_1"</message>
   <message level="Info" culprit="qsys_top">"Generating: ocm"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsfpdd_status_pio"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsfpdd_ctrl_pio_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_r5k4dla"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_bjsop4q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jlmtrpi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2iiks5i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_c6hmciq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2krpvkq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4tz4ojq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_zyxlidq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_k6p7bai"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_jnftf5a"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_upvrmhq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_urji4ui"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_q73nwwa"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_qngpkpy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_657j3gi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_jefik3q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_cujxsei"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_hfxunra"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_esxprci"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_yvxizza"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_3u4kghq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_52c6ohy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_xs4pi3q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_ucmahuy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_d7wntna"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_64uwzyq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_2rtaj4q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_st_dc_fifo_1951_znub4mq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_p7znw2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4e37x2a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_puxbbyq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_66dumpq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_vey7nsa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_3ms6lpi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_fr476iy"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hrzximq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_fjqfusi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_wa3yvsy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_qntsrkq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_y7ooimq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_ayg7quy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_c3a5u6q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_f6766by"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_pnyefly"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_57y66oq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_jouup7a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_fxrhkyi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_st_dc_fifo_1951_znub4mq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_537ikya"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_7a3ltra"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_qcsuy2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_ag77fna"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_bdzuu2i"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_4vlon3q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vr43bja"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zoozktq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_33xal7i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_mgyhula"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_hs_clk_xer_1940_jv2gq6y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_j7dvj2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2001_rxikitq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2001_j4mn3ji"</message>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="clk_ss" version="1.0" name="clk_ss">
  <parameter name="AUTO_CLK_ETH_IN_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_CLK_FTILE_402_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_FTILE_402_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_CLK_DSP_IN_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_ETH_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CSR_IN_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_DSP_IN_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_FTILE_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_CSR_IN_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_FTILE_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_clk_ss_0" />
  <parameter name="AUTO_CLK_FTILE_402_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_REC_RX_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_FTILE_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLK_ETH_IN_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLOCK_BRIDGE_REC_RX_IN_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLOCK_BRIDGE_REC_RX_IN_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLK_DSP_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CSR_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/clk_ss.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="clk_ss_0" />
  <messages/>
 </entity>
 <entity kind="ed_synth" version="1.0" name="ed_synth">
  <parameter name="AUTO_CLOCK_CSR_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSPBY2_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CSR_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DSP_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_ETH_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_dfd_subsystem" />
  <parameter name="AUTO_ETH_IN_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_ETH_IN_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DSP_IN_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_DSP_IN_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLOCK_CSR_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSPBY2_IN_CLK_CLOCK_DOMAIN" value="15" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSPBY2_IN_CLK_RESET_DOMAIN" value="15" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ed_synth.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="dfd_subsystem" />
  <messages/>
 </entity>
 <entity kind="dma_subsystem" version="1.0" name="dma_subsystem">
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_RATE"
     value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DMA_SS_MASTER_M0_ADDRESS_WIDTH" value="37" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_dma_subsys" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_OCLK_PLL_PORT8_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DMA_CLK_100_IN_CLK_CLOCK_RATE" value="100000000" />
  <parameter
     name="AUTO_DMA_SS_MASTER_M0_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;hps_sub_sys/agilex_hps.f2h_axi_slave&apos; start=&apos;0x0&apos; end=&apos;0x2000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_EXT_HPS_M_MASTER_EXPANDED_MASTER_ADDRESS_WIDTH" value="37" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="AUTO_EXT_HPS_M_MASTER_EXPANDED_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;hps_sub_sys/agilex_hps.f2h_axi_slave&apos; start=&apos;0x0&apos; end=&apos;0x2000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_DMA_CLK_100_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DMA_CLK_100_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_OCLK_PLL_PORT8_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_OCLK_PLL_PORT8_IN_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="dma_subsys" />
  <messages/>
 </entity>
 <entity kind="hps_sub_sys" version="1.0" name="hps_sub_sys">
  <parameter name="AUTO_ACP_0_CLOCK_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_hps_sub_sys" />
  <parameter name="AUTO_AGILEX_HPS_F2H_IRQ1_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_AGILEX_HPS_F2H_AXI_CLOCK_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_AGILEX_HPS_H2F_LW_AXI_CLOCK_CLOCK_DOMAIN" value="14" />
  <parameter name="AUTO_ACP_0_CSR_CLOCK_RESET_DOMAIN" value="14" />
  <parameter name="AUTO_AGILEX_HPS_F2H_IRQ0_INTERRUPTS_USED" value="16383" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_RESET_DOMAIN" value="18" />
  <parameter name="AUTO_AGILEX_HPS_H2F_AXI_CLOCK_RESET_DOMAIN" value="14" />
  <parameter
     name="AUTO_AGILEX_HPS_H2F_LW_AXI_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;hps_sub_sys.agilex_axi_bridge_for_acp_0.csr&apos; start=&apos;0x0&apos; end=&apos;0x8&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.button_pio.s1&apos; start=&apos;0x41060&apos; end=&apos;0x41070&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.dipsw_pio.s1&apos; start=&apos;0x41070&apos; end=&apos;0x41080&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.led_pio.s1&apos; start=&apos;0x41080&apos; end=&apos;0x41090&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.ILC.avalon_slave&apos; start=&apos;0x41100&apos; end=&apos;0x41200&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;sys_manager.sysid.control_slave&apos; start=&apos;0x42000&apos; end=&apos;0x42008&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;dfd_subsystem.ddr4_wr_rd_0.wr_msgdma_0.csr&apos; start=&apos;0x44000&apos; end=&apos;0x44020&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;dfd_subsystem.ddr4_wr_rd_0.wr_msgdma_0.descriptor_slave&apos; start=&apos;0x44020&apos; end=&apos;0x44030&apos; datawidth=&apos;128&apos; /&gt;&lt;slave name=&apos;dfd_subsystem.capture_if_top_0.csr_dsp_capture&apos; start=&apos;0x45000&apos; end=&apos;0x45080&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;tod_subsys_0.tod_timestamp_96b_0.tod_timestamp_96b_csr&apos; start=&apos;0x50000&apos; end=&apos;0x50080&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.short_prach_lw_bridge_l1&apos; start=&apos;0x100000&apos; end=&apos;0x101000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.short_prach_lw_bridge_l2&apos; start=&apos;0x101000&apos; end=&apos;0x102000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.long_prach_lw_bridge_l1&apos; start=&apos;0x102000&apos; end=&apos;0x102040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.long_prach_lw_bridge_l2&apos; start=&apos;0x103000&apos; end=&apos;0x103040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.lphy_ss_config_csr&apos; start=&apos;0x104000&apos; end=&apos;0x104400&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pb_ddr_csr&apos; start=&apos;0x105000&apos; end=&apos;0x105040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pwr_mtr_ifft_config_csr_l1&apos; start=&apos;0x106000&apos; end=&apos;0x106040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pwr_mtr_ifft_config_csr_l2&apos; start=&apos;0x107000&apos; end=&apos;0x107040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pwr_mtr_fft_config_csr_l1&apos; start=&apos;0x108000&apos; end=&apos;0x108040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pwr_mtr_fft_config_csr_l2&apos; start=&apos;0x109000&apos; end=&apos;0x109040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.ifft1_busin&apos; start=&apos;0x110000&apos; end=&apos;0x120000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.ifft2_busin&apos; start=&apos;0x120000&apos; end=&apos;0x130000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.fft1_busin&apos; start=&apos;0x130000&apos; end=&apos;0x140000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.fft2_busin&apos; start=&apos;0x140000&apos; end=&apos;0x150000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.ecpri_oran_top_0.ecpri_oran_0.ecpri_csr&apos; start=&apos;0x180000&apos; end=&apos;0x181000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.ecpri_oran_top_0.ecpri_oran_0.oran_csr&apos; start=&apos;0x181000&apos; end=&apos;0x182000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.ecpri_oran_top_0.ecpri_oran_0.fh_comp_csr&apos; start=&apos;0x182000&apos; end=&apos;0x182040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.ecpri_oran_top_0.ecpri_oran_0.oran_ss_config_csr&apos; start=&apos;0x183000&apos; end=&apos;0x183400&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.dxc_ss_top_0.dxc_ss_0.duc_csr_l1&apos; start=&apos;0x1A0000&apos; end=&apos;0x1A4000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.dxc_ss_top_0.dxc_ss_0.ddc_csr_l1&apos; start=&apos;0x1A4000&apos; end=&apos;0x1A8000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.dxc_ss_top_0.dxc_ss_0.duc_csr_l2&apos; start=&apos;0x1A8000&apos; end=&apos;0x1AC000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.dxc_ss_top_0.dxc_ss_0.ddc_csr_l2&apos; start=&apos;0x1AC000&apos; end=&apos;0x1B0000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.dxc_ss_top_0.dxc_ss_0.dec_dly_comp_csr&apos; start=&apos;0x1B0000&apos; end=&apos;0x1B0200&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.dxc_ss_top_0.dxc_ss_0.ca_interp_csr&apos; start=&apos;0x1B1000&apos; end=&apos;0x1B1200&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.dxc_ss_top_0.dxc_ss_0.dxc_ss_config_csr&apos; start=&apos;0x1B2000&apos; end=&apos;0x1B2200&apos; datawidth=&apos;32&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_AGILEX_HPS_F2H_AXI_CLOCK_CLOCK_RATE" value="207519531" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_ACP_0_CLOCK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_AGILEX_HPS_H2F_LW_AXI_MASTER_ADDRESS_WIDTH" value="21" />
  <parameter name="AUTO_AGILEX_HPS_H2F_AXI_CLOCK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_ACP_0_CSR_CLOCK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_AGILEX_HPS_F2H_AXI_CLOCK_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_ACP_0_CLOCK_CLOCK_RATE" value="207519531" />
  <parameter name="AUTO_ACP_0_CSR_CLOCK_CLOCK_DOMAIN" value="14" />
  <parameter name="AUTO_AGILEX_HPS_H2F_LW_AXI_CLOCK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_AGILEX_HPS_H2F_LW_AXI_CLOCK_RESET_DOMAIN" value="14" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="AUTO_AGILEX_HPS_H2F_AXI_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;hssi_ss_1.axi4_lite_interface&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;ocm.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x4040000&apos; datawidth=&apos;128&apos; /&gt;&lt;slave name=&apos;tod_subsys_0.master_tod_subsys_0.master_tod_top_0.csr&apos; start=&apos;0x4040000&apos; end=&apos;0x4040040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;sys_ctrl_pio_0.s1&apos; start=&apos;0x4040040&apos; end=&apos;0x4040050&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;qsfpdd_status_pio.s1&apos; start=&apos;0x4040050&apos; end=&apos;0x4040060&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;ftile_debug_status_pio_0.s1&apos; start=&apos;0x4040060&apos; end=&apos;0x4040070&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;tod_subsys_0.master_tod_subsys_0.mtod_subsys_pps_load_tod_0.csr&apos; start=&apos;0x4040100&apos; end=&apos;0x4040200&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;dma_subsys.dma_subsys_port8.ftile_25gbe_tx_dma_ch1.tx_dma_prefetcher.Csr&apos; start=&apos;0x4480000&apos; end=&apos;0x4480020&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;dma_subsys.dma_subsys_port8.ftile_25gbe_tx_dma_ch1.tx_dma_dispatcher.CSR&apos; start=&apos;0x4480020&apos; end=&apos;0x4480040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;dma_subsys.dma_subsys_port8.ftile_25gbe_rx_dma_ch1.rx_dma_prefetcher.Csr&apos; start=&apos;0x4480080&apos; end=&apos;0x44800A0&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;dma_subsys.dma_subsys_port8.ftile_25gbe_rx_dma_ch1.rx_dma_dispatcher.CSR&apos; start=&apos;0x44800A0&apos; end=&apos;0x44800C0&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.ecpri_oran_top_0.ecpri_oran_0.xran_timestamp_mem&apos; start=&apos;0x5000000&apos; end=&apos;0x5000008&apos; datawidth=&apos;64&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pb_mm_bridge&apos; start=&apos;0x5400000&apos; end=&apos;0x5480000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_ifft_hist_mm_bridge_l1&apos; start=&apos;0x5800000&apos; end=&apos;0x5804000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_ifft_hist_mm_bridge_l2&apos; start=&apos;0x5804000&apos; end=&apos;0x5808000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_ifft_threash_mm_bridge_l1&apos; start=&apos;0x5808000&apos; end=&apos;0x5808100&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_ifft_threash_mm_bridge_l2&apos; start=&apos;0x5809000&apos; end=&apos;0x5809100&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_fft_threash_mm_bridge_l1&apos; start=&apos;0x580A000&apos; end=&apos;0x580A100&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_fft_threash_mm_bridge_l2&apos; start=&apos;0x580B000&apos; end=&apos;0x580B100&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_fft_hist_mm_bridge_l1&apos; start=&apos;0x580C000&apos; end=&apos;0x5810000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_fft_hist_mm_bridge_l2&apos; start=&apos;0x5810000&apos; end=&apos;0x5814000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_stat_ifft_mm_bridge_l1&apos; start=&apos;0x5816000&apos; end=&apos;0x5817000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_stat_ifft_mm_bridge_l2&apos; start=&apos;0x5817000&apos; end=&apos;0x5818000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_stat_fft_mm_bridge_l1&apos; start=&apos;0x5818000&apos; end=&apos;0x5819000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;phipps_peak_0.lphy_ss_top_0.lphy_ss_top.pm_stat_fft_mm_bridge_l2&apos; start=&apos;0x5819000&apos; end=&apos;0x581A000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;dfd_subsystem.ddr4_wr_rd_0.address_span_extender_1.windowed_slave&apos; start=&apos;0x10000000&apos; end=&apos;0x12000000&apos; datawidth=&apos;128&apos; /&gt;&lt;slave name=&apos;dfd_subsystem.ddr4_wr_rd_0.intel_onchip_memory_1.s2&apos; start=&apos;0x18000000&apos; end=&apos;0x18020000&apos; datawidth=&apos;128&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_EMIF_HPS_PLL_REF_CLK_CLOCK_DOMAIN" value="18" />
  <parameter name="AUTO_AGILEX_HPS_H2F_AXI_MASTER_ADDRESS_WIDTH" value="29" />
  <parameter name="AUTO_AGILEX_HPS_H2F_AXI_CLOCK_CLOCK_DOMAIN" value="14" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/hps_sub_sys.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="hps_sub_sys" />
  <messages/>
 </entity>
 <entity kind="subsys_jtg_mst" version="1.0" name="subsys_jtg_mst">
  <parameter name="AUTO_HPS_M_MASTER_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter
     name="AUTO_FPGA_M_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ocm.s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;128&apos; /&gt;&lt;slave name=&apos;periph.button_pio.s1&apos; start=&apos;0x41060&apos; end=&apos;0x41070&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.dipsw_pio.s1&apos; start=&apos;0x41070&apos; end=&apos;0x41080&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.led_pio.s1&apos; start=&apos;0x41080&apos; end=&apos;0x41090&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;periph.ILC.avalon_slave&apos; start=&apos;0x41100&apos; end=&apos;0x41200&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;sys_manager.sysid.control_slave&apos; start=&apos;0x42000&apos; end=&apos;0x42008&apos; datawidth=&apos;32&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_jtg_mst" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter
     name="AUTO_HPS_M_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;hps_sub_sys/agilex_hps.f2h_axi_slave&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_FPGA_M_MASTER_ADDRESS_WIDTH" value="19" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="14" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="14" />
  <parameter
     name="AUTO_FPGA_M2OCM_PB_M0_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ocm.s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;128&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_FPGA_M2OCM_PB_M0_ADDRESS_WIDTH" value="18" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_jtg_mst.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="jtg_mst" />
  <messages/>
 </entity>
 <entity kind="subsys_periph" version="1.0" name="subsys_periph">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="14" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="14" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_periph" />
  <parameter name="AUTO_ILC_IRQ_INTERRUPTS_USED" value="3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_periph.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="periph" />
  <messages/>
 </entity>
 <entity kind="phipps_peak" version="1.0" name="phipps_peak">
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_phipps_peak_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="phipps_peak_0" />
  <messages/>
 </entity>
 <entity kind="rst_ss" version="1.0" name="rst_ss">
  <parameter name="AUTO_RST_CSR_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_rst_ss_0" />
  <parameter name="AUTO_RESET_BRIDGE_ACT_HIGH_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_RESET_BRIDGE_TX_DIV_CLK_RESET_DOMAIN" value="8" />
  <parameter name="AUTO_DSP_RST_CNTRL_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_ETH_RST_CNTRL_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_RESET_BRIDGE_REC_RX_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_ECPRI_RST_CNTRL_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RESET_BRIDGE_ACT_HIGH_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_ETH_RST_CNTRL_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_ECPRI_RST_CNTRL_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_DSP_RST_CNTRL_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_RST_CSR_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_RST_CSR_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_RESET_BRIDGE_ACT_HIGH_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_ETH_RST_CNTRL_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_RESET_BRIDGE_TX_DIV_CLK_CLOCK_DOMAIN" value="8" />
  <parameter name="AUTO_RESET_BRIDGE_TX_DIV_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_RESET_BRIDGE_REC_RX_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DSP_RST_CNTRL_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_RESET_BRIDGE_REC_RX_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_ECPRI_RST_CNTRL_CLK_RESET_DOMAIN" value="4" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/rst_ss.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="rst_ss_0" />
  <messages/>
 </entity>
 <entity kind="sys_manager" version="1.0" name="sys_manager">
  <parameter name="AUTO_CLK_100_IN_CLK_CLOCK_DOMAIN" value="14" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_RST_IN_CLK_RESET_DOMAIN" value="14" />
  <parameter name="AUTO_CLK_100_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_sys_manager" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT1_RX_DMA_RESETN_CLK_RESET_DOMAIN"
     value="14" />
  <parameter name="AUTO_FTILE_IOPLL_PTP_SAMPLING_REFCLK_RESET_DOMAIN" value="14" />
  <parameter name="AUTO_SYSID_CLK_CLOCK_DOMAIN" value="14" />
  <parameter name="AUTO_RST_IN_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_CLOCK_DOMAIN" value="38" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT0_RX_DMA_RESETN_CLK_RESET_DOMAIN"
     value="14" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT1_RX_DMA_RESETN_CLK_CLOCK_RATE"
     value="100000000" />
  <parameter
     name="AUTO_FTILE_IOPLL_TODSYNC_SAMPLING_REFCLK_RESET_DOMAIN"
     value="38" />
  <parameter name="AUTO_CLK_100_IN_CLK_RESET_DOMAIN" value="14" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT0_RX_DMA_RESETN_CLK_CLOCK_RATE"
     value="100000000" />
  <parameter
     name="AUTO_FTILE_IOPLL_TODSYNC_SAMPLING_REFCLK_CLOCK_RATE"
     value="156250000" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_SYSID_CLK_CLOCK_RATE" value="100000000" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT1_RX_DMA_RESETN_CLK_CLOCK_DOMAIN"
     value="14" />
  <parameter
     name="AUTO_FTILE_IOPLL_PTP_SAMPLING_REFCLK_CLOCK_RATE"
     value="100000000" />
  <parameter name="AUTO_FTILE_IOPLL_PTP_SAMPLING_REFCLK_CLOCK_DOMAIN" value="14" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_SYSID_CLK_RESET_DOMAIN" value="14" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_RESET_DOMAIN" value="38" />
  <parameter name="AUTO_RST_IN_CLK_CLOCK_DOMAIN" value="14" />
  <parameter
     name="AUTO_QSYS_TOP_MASTER_TODCLK_0_IN_CLK_CLOCK_RATE"
     value="50000000" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT0_RX_DMA_RESETN_CLK_CLOCK_DOMAIN"
     value="14" />
  <parameter
     name="AUTO_FTILE_IOPLL_TODSYNC_SAMPLING_REFCLK_CLOCK_DOMAIN"
     value="38" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/sys_manager.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="sys_manager" />
  <messages/>
 </entity>
 <entity kind="tod_subsys" version="1.0" name="tod_subsys">
  <parameter name="AUTO_MTOD_SUBSYS_CLK100_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_RX_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_TX_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_100_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter
     name="AUTO_TOD_SLAVE_TOD_SUBSYS_MTOD_CLK_IN_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_TODSYNC_SAMPLE_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_TX_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="AUTO_TOD_SLAVE_TOD_SUBSYS_CLK_100_IN_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_156_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_tod_subsys_0" />
  <parameter
     name="AUTO_TOD_SLAVE_TOD_SUBSYS_CLK_100_IN_CLK_CLOCK_RATE"
     value="100000000" />
  <parameter
     name="AUTO_MTOD_SUBSYS_PPS_LOAD_TOD_0_PERIOD_CLOCK_CLOCK_RATE"
     value="156250000" />
  <parameter
     name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_TODSYNC_SAMPLE_CLK_CLOCK_RATE"
     value="114285714" />
  <parameter name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_TX_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_156_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_RX_CLK_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_MTOD_SUBSYS_PPS_LOAD_TOD_0_PERIOD_CLOCK_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_CDC_PIPELINE_0_DST_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_TX_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_MTOD_SUBSYS_CLK100_IN_CLK_CLOCK_RATE" value="100000000" />
  <parameter
     name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_TODSYNC_SAMPLE_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_RX_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CDC_PIPELINE_0_DST_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_MTOD_SUBSYS_CLK100_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_TX_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_100_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_TOD_SLAVE_TOD_SUBSYS_MTOD_CLK_IN_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_TOD_SLAVE_TOD_SUBSYS_CLK_100_IN_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_TODSYNC_SAMPLE_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_RX_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLOCK_BRIDGE_156_IN_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_TX_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLOCK_BRIDGE_100_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_TODSYNC_SAMPLE_CLK_CLOCK_RATE"
     value="266927082" />
  <parameter name="AUTO_TOD_SLAVE_ORAN_TOD_STACK_RX_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_RX_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CDC_PIPELINE_0_DST_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter
     name="AUTO_MTOD_SUBSYS_PPS_LOAD_TOD_0_PERIOD_CLOCK_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_TOD_SLAVE_PORT_8_TOD_STACK_TODSYNC_SAMPLE_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_TOD_SLAVE_TOD_SUBSYS_MTOD_CLK_IN_CLK_CLOCK_RATE"
     value="156250000" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/tod_subsys.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="tod_subsys_0" />
  <messages/>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="ftile_debug_status_pio_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write_n&lt;/name&gt;
                    &lt;role&gt;write_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;NATIVE&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
            &lt;cmsisInfo&gt;
                &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;    
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot; &amp;gt;
  &amp;lt;peripherals&amp;gt;
   &amp;lt;peripheral&amp;gt;
      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; 
      &amp;lt;addressBlock&amp;gt;
        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;
        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;
      &amp;lt;/addressBlock&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;
           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;
         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt;            
    &amp;lt;/registers&amp;gt;
   &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;
                &lt;addressGroup&gt;&lt;/addressGroup&gt;
                &lt;cmsisVars/&gt;
            &lt;/cmsisInfo&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;external_connection&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_port&lt;/name&gt;
                    &lt;role&gt;export&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;irq&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;irq&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.dts.irq.tx_type&lt;/key&gt;
                        &lt;value&gt;ACTIVE_HIGH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;value&gt;ftile_debug_status_pio_0.s1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write_n&lt;/name&gt;
                        &lt;role&gt;write_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;NATIVE&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;    
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot; &amp;gt;
  &amp;lt;peripherals&amp;gt;
   &amp;lt;peripheral&amp;gt;
      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; 
      &amp;lt;addressBlock&amp;gt;
        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;
        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;
      &amp;lt;/addressBlock&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;
           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;
         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt;            
    &amp;lt;/registers&amp;gt;
   &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;external_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_port&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;irq&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.dts.irq.tx_type&lt;/key&gt;
                            &lt;value&gt;ACTIVE_HIGH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                            &lt;value&gt;ftile_debug_status_pio_0.s1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_pio&lt;/className&gt;
        &lt;version&gt;19.2.3&lt;/version&gt;
        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="clockRate" value="100000000" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/ftile_debug_status_pio_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;20&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;
            &lt;value&gt;RISING&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;
            &lt;value&gt;100000000&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;
            &lt;value&gt;LEVEL&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pio-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;gpio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;pio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;
            &lt;value&gt;20&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,interrupt-type&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,interrupt_type&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.level_trigger&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ftile_debug_status_pio_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ftile_debug_status_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ftile_debug_status_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ftile_debug_status_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ftile_debug_status_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ftile_debug_status_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="ftile_debug_status_pio_0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="ftile_debug_status_pio_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: ftile_debug_status_pio_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="hssi_ss_1">
  <parameter name="hlsFile" value="" />
  <parameter name="product" value="Agilex 7" />
  <parameter name="defaultBoundary" value="" />
  <parameter name="device_speed_grade" value="2" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;axi4_lite_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;axi4_lite_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;axi4_lite_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;axi4_lite_interface&lt;/name&gt;
                &lt;type&gt;axi4lite&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_awprot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ss_app_lite_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ss_app_lite_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ss_app_lite_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ss_app_lite_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_arprot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ss_app_lite_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ss_app_lite_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ss_app_lite_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_ss_lite_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ss_app_lite_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;axi4_lite_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;axi4_lite_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wakeupSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;uniqueIdSupport&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;poison&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;traceSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;86527838163768522037616049560683121565&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;21&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_tx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_tx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p0_axi_st_tx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_tx_interface&lt;/name&gt;
                &lt;type&gt;axi4stream&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_tx_tready&lt;/name&gt;
                        &lt;role&gt;tready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_tkeep&lt;/name&gt;
                        &lt;role&gt;tkeep&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_tlast&lt;/name&gt;
                        &lt;role&gt;tlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_tuser_client&lt;/name&gt;
                        &lt;role&gt;tuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p0_axi_st_tx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;p0_axi_st_tx_reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_tx_tuser_ptp&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_tuser_ptp&lt;/name&gt;
                        &lt;role&gt;tuser_1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;94&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_tx_tuser_ptp_extended&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_tx_tuser_ptp_extended&lt;/name&gt;
                        &lt;role&gt;tuser_2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;328&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_axi_st_tx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_axi_st_tx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p1_axi_st_tx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_axi_st_tx_interface&lt;/name&gt;
                &lt;type&gt;axi4stream&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_tx_tready&lt;/name&gt;
                        &lt;role&gt;tready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_tkeep&lt;/name&gt;
                        &lt;role&gt;tkeep&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_tlast&lt;/name&gt;
                        &lt;role&gt;tlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_tuser_client&lt;/name&gt;
                        &lt;role&gt;tuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p1_axi_st_tx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;p1_axi_st_tx_reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_tx_tuser_ptp&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_tuser_ptp&lt;/name&gt;
                        &lt;role&gt;tuser_1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;94&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_tx_tuser_ptp_extended&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_tx_tuser_ptp_extended&lt;/name&gt;
                        &lt;role&gt;tuser_2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;328&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_axi_st_tx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_axi_st_tx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p2_axi_st_tx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_axi_st_tx_interface&lt;/name&gt;
                &lt;type&gt;axi4stream&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_tx_tready&lt;/name&gt;
                        &lt;role&gt;tready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_tkeep&lt;/name&gt;
                        &lt;role&gt;tkeep&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_tlast&lt;/name&gt;
                        &lt;role&gt;tlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_tuser_client&lt;/name&gt;
                        &lt;role&gt;tuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p2_axi_st_tx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;p2_axi_st_tx_reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_tx_tuser_ptp&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_tuser_ptp&lt;/name&gt;
                        &lt;role&gt;tuser_1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;94&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_tx_tuser_ptp_extended&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_tx_tuser_ptp_extended&lt;/name&gt;
                        &lt;role&gt;tuser_2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;328&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_axi_st_tx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_axi_st_tx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p3_axi_st_tx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_axi_st_tx_interface&lt;/name&gt;
                &lt;type&gt;axi4stream&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_tx_tready&lt;/name&gt;
                        &lt;role&gt;tready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_tkeep&lt;/name&gt;
                        &lt;role&gt;tkeep&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_tlast&lt;/name&gt;
                        &lt;role&gt;tlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_tuser_client&lt;/name&gt;
                        &lt;role&gt;tuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p3_axi_st_tx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;p3_axi_st_tx_reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_tx_tuser_ptp&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_tuser_ptp&lt;/name&gt;
                        &lt;role&gt;tuser_1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;94&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_tx_tuser_ptp_extended&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_tx_tuser_ptp_extended&lt;/name&gt;
                        &lt;role&gt;tuser_2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;328&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_rx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_rx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_rx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_rx_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p0_axi_st_rx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_rx_interface&lt;/name&gt;
                &lt;type&gt;axi4stream&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_rx_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_rx_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_rx_tkeep&lt;/name&gt;
                        &lt;role&gt;tkeep&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_rx_tlast&lt;/name&gt;
                        &lt;role&gt;tlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_rx_tuser_client&lt;/name&gt;
                        &lt;role&gt;tuser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p0_axi_st_rx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;p0_axi_st_rx_reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_rx_tuser_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_rx_tuser_sts&lt;/name&gt;
                        &lt;role&gt;tuser_1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_axi_st_rx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_rx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_axi_st_rx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_app_ss_st_rx_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p1_axi_st_rx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_axi_st_rx_interface&lt;/name&gt;
                &lt;type&gt;axi4stream&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_rx_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_rx_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_rx_tkeep&lt;/name&gt;
                        &lt;role&gt;tkeep&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_rx_tlast&lt;/name&gt;
                        &lt;role&gt;tlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_rx_tuser_client&lt;/name&gt;
                        &lt;role&gt;tuser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p1_axi_st_rx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;p1_axi_st_rx_reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_rx_tuser_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_rx_tuser_sts&lt;/name&gt;
                        &lt;role&gt;tuser_1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_axi_st_rx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_rx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_axi_st_rx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_app_ss_st_rx_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p2_axi_st_rx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_axi_st_rx_interface&lt;/name&gt;
                &lt;type&gt;axi4stream&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_rx_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_rx_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_rx_tkeep&lt;/name&gt;
                        &lt;role&gt;tkeep&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_rx_tlast&lt;/name&gt;
                        &lt;role&gt;tlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_rx_tuser_client&lt;/name&gt;
                        &lt;role&gt;tuser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p2_axi_st_rx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;p2_axi_st_rx_reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_rx_tuser_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_rx_tuser_sts&lt;/name&gt;
                        &lt;role&gt;tuser_1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_axi_st_rx_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_rx_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_axi_st_rx_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_app_ss_st_rx_areset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p3_axi_st_rx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_axi_st_rx_interface&lt;/name&gt;
                &lt;type&gt;axi4stream&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_rx_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_rx_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_rx_tkeep&lt;/name&gt;
                        &lt;role&gt;tkeep&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_rx_tlast&lt;/name&gt;
                        &lt;role&gt;tlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_rx_tuser_client&lt;/name&gt;
                        &lt;role&gt;tuser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;p3_axi_st_rx_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;p3_axi_st_rx_reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_rx_tuser_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_rx_tuser_sts&lt;/name&gt;
                        &lt;role&gt;tuser_1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_tx_ptp_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_txtod_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_app_ss_st_txtod_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;96&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_tx_egrs0_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_txegrts0_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_txegrts0_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;104&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_axi_st_tx_egrs0_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_txegrts0_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_txegrts0_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;104&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_axi_st_tx_egrs0_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_txegrts0_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_txegrts0_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;104&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_axi_st_tx_egrs0_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_txegrts0_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_txegrts0_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;104&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_axi_st_rx_ingrs0_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_rxingrts0_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ss_app_st_rxingrts0_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;96&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_axi_st_rx_ingrs0_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_rxingrts0_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_ss_app_st_rxingrts0_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;96&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_axi_st_rx_ingrs0_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_rxingrts0_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_ss_app_st_rxingrts0_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;96&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_axi_st_rx_ingrs0_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_rxingrts0_tvalid&lt;/name&gt;
                        &lt;role&gt;tvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_ss_app_st_rxingrts0_tdata&lt;/name&gt;
                        &lt;role&gt;tdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;96&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_tx_flow_control_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p0_tx_pause&lt;/name&gt;
                        &lt;role&gt;i_p0_tx_pause&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p0_tx_pfc&lt;/name&gt;
                        &lt;role&gt;i_p0_tx_pfc&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_rx_flow_control_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_rx_pause&lt;/name&gt;
                        &lt;role&gt;o_p0_rx_pause&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_rx_pfc&lt;/name&gt;
                        &lt;role&gt;o_p0_rx_pfc&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_tx_flow_control_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p1_tx_pause&lt;/name&gt;
                        &lt;role&gt;i_p1_tx_pause&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p1_tx_pfc&lt;/name&gt;
                        &lt;role&gt;i_p1_tx_pfc&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_rx_flow_control_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_rx_pause&lt;/name&gt;
                        &lt;role&gt;o_p1_rx_pause&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_rx_pfc&lt;/name&gt;
                        &lt;role&gt;o_p1_rx_pfc&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_tx_flow_control_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p2_tx_pause&lt;/name&gt;
                        &lt;role&gt;i_p2_tx_pause&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p2_tx_pfc&lt;/name&gt;
                        &lt;role&gt;i_p2_tx_pfc&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_rx_flow_control_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_rx_pause&lt;/name&gt;
                        &lt;role&gt;o_p2_rx_pause&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_rx_pfc&lt;/name&gt;
                        &lt;role&gt;o_p2_rx_pfc&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_tx_flow_control_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p3_tx_pause&lt;/name&gt;
                        &lt;role&gt;i_p3_tx_pause&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p3_tx_pfc&lt;/name&gt;
                        &lt;role&gt;i_p3_tx_pfc&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_rx_flow_control_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_rx_pause&lt;/name&gt;
                        &lt;role&gt;o_p3_rx_pause&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_rx_pfc&lt;/name&gt;
                        &lt;role&gt;o_p3_rx_pfc&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_tx_srl_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_tx_serial&lt;/name&gt;
                        &lt;role&gt;p0_tx_serial&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_tx_serial_n&lt;/name&gt;
                        &lt;role&gt;p0_tx_serial_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_rx_srl_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_rx_serial&lt;/name&gt;
                        &lt;role&gt;p0_rx_serial&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_rx_serial_n&lt;/name&gt;
                        &lt;role&gt;p0_rx_serial_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_tx_srl_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_tx_serial&lt;/name&gt;
                        &lt;role&gt;p1_tx_serial&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_tx_serial_n&lt;/name&gt;
                        &lt;role&gt;p1_tx_serial_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_rx_srl_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_rx_serial&lt;/name&gt;
                        &lt;role&gt;p1_rx_serial&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_rx_serial_n&lt;/name&gt;
                        &lt;role&gt;p1_rx_serial_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_tx_srl_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_tx_serial&lt;/name&gt;
                        &lt;role&gt;p2_tx_serial&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_tx_serial_n&lt;/name&gt;
                        &lt;role&gt;p2_tx_serial_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_rx_srl_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_rx_serial&lt;/name&gt;
                        &lt;role&gt;p2_rx_serial&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_rx_serial_n&lt;/name&gt;
                        &lt;role&gt;p2_rx_serial_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_tx_srl_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_tx_serial&lt;/name&gt;
                        &lt;role&gt;p3_tx_serial&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_tx_serial_n&lt;/name&gt;
                        &lt;role&gt;p3_tx_serial_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_rx_srl_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_rx_serial&lt;/name&gt;
                        &lt;role&gt;p3_rx_serial&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_rx_serial_n&lt;/name&gt;
                        &lt;role&gt;p3_rx_serial_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port0_led_speed&lt;/name&gt;
                        &lt;role&gt;port0_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port0_led_status&lt;/name&gt;
                        &lt;role&gt;port0_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port1_led_speed&lt;/name&gt;
                        &lt;role&gt;port1_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port1_led_status&lt;/name&gt;
                        &lt;role&gt;port1_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port2_led_speed&lt;/name&gt;
                        &lt;role&gt;port2_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port2_led_status&lt;/name&gt;
                        &lt;role&gt;port2_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port3_led_speed&lt;/name&gt;
                        &lt;role&gt;port3_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port3_led_status&lt;/name&gt;
                        &lt;role&gt;port3_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p4_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port4_led_speed&lt;/name&gt;
                        &lt;role&gt;port4_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port4_led_status&lt;/name&gt;
                        &lt;role&gt;port4_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p5_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port5_led_speed&lt;/name&gt;
                        &lt;role&gt;port5_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port5_led_status&lt;/name&gt;
                        &lt;role&gt;port5_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p6_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port6_led_speed&lt;/name&gt;
                        &lt;role&gt;port6_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port6_led_status&lt;/name&gt;
                        &lt;role&gt;port6_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p7_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port7_led_speed&lt;/name&gt;
                        &lt;role&gt;port7_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port7_led_status&lt;/name&gt;
                        &lt;role&gt;port7_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p8_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port8_led_speed&lt;/name&gt;
                        &lt;role&gt;port8_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port8_led_status&lt;/name&gt;
                        &lt;role&gt;port8_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p9_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port9_led_speed&lt;/name&gt;
                        &lt;role&gt;port9_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port9_led_status&lt;/name&gt;
                        &lt;role&gt;port9_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p10_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port10_led_speed&lt;/name&gt;
                        &lt;role&gt;port10_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port10_led_status&lt;/name&gt;
                        &lt;role&gt;port10_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p11_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port11_led_speed&lt;/name&gt;
                        &lt;role&gt;port11_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port11_led_status&lt;/name&gt;
                        &lt;role&gt;port11_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p12_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port12_led_speed&lt;/name&gt;
                        &lt;role&gt;port12_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port12_led_status&lt;/name&gt;
                        &lt;role&gt;port12_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p13_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port13_led_speed&lt;/name&gt;
                        &lt;role&gt;port13_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port13_led_status&lt;/name&gt;
                        &lt;role&gt;port13_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p14_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port14_led_speed&lt;/name&gt;
                        &lt;role&gt;port14_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port14_led_status&lt;/name&gt;
                        &lt;role&gt;port14_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p15_qsfp_led_sts_if&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;port15_led_speed&lt;/name&gt;
                        &lt;role&gt;port15_led_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;port15_led_status&lt;/name&gt;
                        &lt;role&gt;port15_led_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_misc_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_tx_lanes_stable&lt;/name&gt;
                        &lt;role&gt;p0_tx_lanes_stable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_rx_pcs_ready&lt;/name&gt;
                        &lt;role&gt;p0_rx_pcs_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_tx_pll_locked&lt;/name&gt;
                        &lt;role&gt;o_p0_tx_pll_locked&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_tx_ptp_ready&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_tx_ptp_ready&lt;/name&gt;
                        &lt;role&gt;o_p0_tx_ptp_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_rx_ptp_ready&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_rx_ptp_ready&lt;/name&gt;
                        &lt;role&gt;o_p0_rx_ptp_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_misc_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_tx_lanes_stable&lt;/name&gt;
                        &lt;role&gt;p1_tx_lanes_stable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p1_rx_pcs_ready&lt;/name&gt;
                        &lt;role&gt;p1_rx_pcs_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_tx_pll_locked&lt;/name&gt;
                        &lt;role&gt;o_p1_tx_pll_locked&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_tx_ptp_ready&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_tx_ptp_ready&lt;/name&gt;
                        &lt;role&gt;o_p1_tx_ptp_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_rx_ptp_ready&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_rx_ptp_ready&lt;/name&gt;
                        &lt;role&gt;o_p1_rx_ptp_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_misc_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_tx_lanes_stable&lt;/name&gt;
                        &lt;role&gt;p2_tx_lanes_stable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p2_rx_pcs_ready&lt;/name&gt;
                        &lt;role&gt;p2_rx_pcs_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_tx_pll_locked&lt;/name&gt;
                        &lt;role&gt;o_p2_tx_pll_locked&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_tx_ptp_ready&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_tx_ptp_ready&lt;/name&gt;
                        &lt;role&gt;o_p2_tx_ptp_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_rx_ptp_ready&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_rx_ptp_ready&lt;/name&gt;
                        &lt;role&gt;o_p2_rx_ptp_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_misc_interface&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_tx_lanes_stable&lt;/name&gt;
                        &lt;role&gt;p3_tx_lanes_stable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p3_rx_pcs_ready&lt;/name&gt;
                        &lt;role&gt;p3_rx_pcs_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_tx_pll_locked&lt;/name&gt;
                        &lt;role&gt;o_p3_tx_pll_locked&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_tx_ptp_ready&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_tx_ptp_ready&lt;/name&gt;
                        &lt;role&gt;o_p3_tx_ptp_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_rx_ptp_ready&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_rx_ptp_ready&lt;/name&gt;
                        &lt;role&gt;o_p3_rx_ptp_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_sl_xcvr_fifo_ports&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_txfifo_pfull&lt;/name&gt;
                        &lt;role&gt;o_p0_txfifo_pfull&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_txfifo_pempty&lt;/name&gt;
                        &lt;role&gt;o_p0_txfifo_pempty&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_txfifo_overflow&lt;/name&gt;
                        &lt;role&gt;o_p0_txfifo_overflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_txfifo_underflow&lt;/name&gt;
                        &lt;role&gt;o_p0_txfifo_underflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p1_sl_xcvr_fifo_ports&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_txfifo_pfull&lt;/name&gt;
                        &lt;role&gt;o_p1_txfifo_pfull&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_txfifo_pempty&lt;/name&gt;
                        &lt;role&gt;o_p1_txfifo_pempty&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_txfifo_overflow&lt;/name&gt;
                        &lt;role&gt;o_p1_txfifo_overflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_txfifo_underflow&lt;/name&gt;
                        &lt;role&gt;o_p1_txfifo_underflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p2_sl_xcvr_fifo_ports&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_txfifo_pfull&lt;/name&gt;
                        &lt;role&gt;o_p2_txfifo_pfull&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_txfifo_pempty&lt;/name&gt;
                        &lt;role&gt;o_p2_txfifo_pempty&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_txfifo_overflow&lt;/name&gt;
                        &lt;role&gt;o_p2_txfifo_overflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_txfifo_underflow&lt;/name&gt;
                        &lt;role&gt;o_p2_txfifo_underflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p3_sl_xcvr_fifo_ports&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_txfifo_pfull&lt;/name&gt;
                        &lt;role&gt;o_p3_txfifo_pfull&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_txfifo_pempty&lt;/name&gt;
                        &lt;role&gt;o_p3_txfifo_pempty&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_txfifo_overflow&lt;/name&gt;
                        &lt;role&gt;o_p3_txfifo_overflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_txfifo_underflow&lt;/name&gt;
                        &lt;role&gt;o_p3_txfifo_underflow&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;subsystem_cold_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;subsystem_cold_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;axi4_lite_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;subsystem_cold_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;subsystem_cold_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_p0_tx_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p0_tx_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_p0_rx_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p0_rx_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p0_rx_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_rx_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p0_tx_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_tx_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p0_ereset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_ereset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;axi4_lite_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;axi4_lite_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_p1_tx_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p1_tx_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_p1_rx_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p1_rx_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p1_rx_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_rx_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p1_tx_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_tx_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p1_ereset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_ereset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;axi4_lite_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;axi4_lite_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_p2_tx_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p2_tx_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_p2_rx_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p2_rx_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p2_rx_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_rx_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p2_tx_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_tx_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p2_ereset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_ereset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;axi4_lite_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;axi4_lite_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_p3_tx_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p3_tx_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_p3_rx_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_p3_rx_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p3_rx_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_rx_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p3_tx_rst_ack_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_tx_rst_ack_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p3_ereset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_ereset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;axi4_lite_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;axi4_lite_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;i_clk_ref&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;i_clk_ref&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p0_clk_pll&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_clk_pll&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p0_clk_tx_div&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_clk_tx_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p0_clk_rec_div64&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_clk_rec_div64&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p0_clk_rec_div&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p0_clk_rec_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p1_clk_pll&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_clk_pll&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p1_clk_tx_div&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_clk_tx_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p1_clk_rec_div64&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_clk_rec_div64&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p1_clk_rec_div&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p1_clk_rec_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p2_clk_pll&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_clk_pll&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p2_clk_tx_div&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_clk_tx_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p2_clk_rec_div64&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_clk_rec_div64&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p2_clk_rec_div&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p2_clk_rec_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p3_clk_pll&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_clk_pll&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p3_clk_tx_div&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_clk_tx_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p3_clk_rec_div64&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_clk_rec_div64&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_p3_clk_rec_div&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_p3_clk_rec_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_ehip0_ptp_clk_pll&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_ehip0_ptp_clk_pll&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_ehip0_ptp_clk_tx_div&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_ehip0_ptp_clk_tx_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_ehip0_ptp_clk_rec_div64&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_ehip0_ptp_clk_rec_div64&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;o_ehip0_ptp_clk_rec_div&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;o_ehip0_ptp_clk_rec_div&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;hssi_ss_1&lt;/className&gt;
        &lt;version&gt;25.0.0&lt;/version&gt;
        &lt;displayName&gt;Ethernet Subsystem Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;None&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_die_revisions&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_highspeed_tile&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;HIGHSPEED_TILE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;DEVICE_INFO&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_iobank_rev&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_IOBANK_REVISION&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_SPEEDGRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;die_types&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_TYPES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Agilex 7&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;product&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p0_clk_pll&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p0_clk_pll&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p0_clk_rec_div&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p0_clk_rec_div&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p0_clk_rec_div64&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p0_clk_rec_div64&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p0_clk_tx_div&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p0_clk_tx_div&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p1_clk_pll&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p1_clk_pll&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p1_clk_rec_div&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p1_clk_rec_div&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p1_clk_rec_div64&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p1_clk_rec_div64&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p1_clk_tx_div&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p1_clk_tx_div&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p2_clk_pll&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p2_clk_pll&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p2_clk_rec_div&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p2_clk_rec_div&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p2_clk_rec_div64&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p2_clk_rec_div64&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p2_clk_tx_div&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p2_clk_tx_div&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p3_clk_pll&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p3_clk_pll&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p3_clk_rec_div&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p3_clk_rec_div&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p3_clk_rec_div64&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p3_clk_rec_div64&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;o_p3_clk_tx_div&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;o_p3_clk_tx_div&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="device_iobank_rev" value="IO96A_REVB2" />
  <parameter name="logicalView" value="" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="die_types" value="HSSI_WHR,HSSI_CRETE3,MAIN_FM6" />
  <parameter name="device_highspeed_tile" value="" />
  <parameter
     name="device_die_revisions"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="device" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Simulation enable&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;1&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;SIM_MODE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;24-bit counter used to generate subsystem reset signal de-assertion ack, it is generated after the configured value. Subsystem reset signal assertion ack is generated after 32 clocks. app_ss_lite_clk is used for both assertion and de-assertion counters&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;24&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;SUBSYSTEM_RST_ACK_DEASSERT_DELAY&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;49152&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;24-bit counter used to generate ehip tx reset signal de-assertion ack, it is generated after the configured value. Ehip tx reset signal assertion ack is generated after 32 clocks. app_ss_lite_clk is used for both assertion and de-assertion counters.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;24&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;TX_RST_ACK_DEASSERT_DELAY&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;24-bit counter used to generate ehip tx reset signal de-assertion ack, it is generated after the configured value. Ehip tx reset signal assertion ack is generated after 32 clocks. app_ss_lite_clk is used for both assertion and de-assertion counters.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;24&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;RX_RST_ACK_DEASSERT_DELAY&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;DFH Version 0 or 1, changes will reflect the register content only&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;8&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;DFHv0_FEA_VER&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;AFU Minor Revision #.  Others reserved.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;4&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;DFHv0_FEA_MINOR&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;End of list. 0 or 1=End&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;1&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;DFHv0_FEA_EOL&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Next DFH Byte Offset&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;24&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;DFHv0_FEA_NXT&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4096&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Feature Revision&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;4&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;DFHv0_FEA_REV&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;2&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Hssi feature id from ofs github.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;12&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;DFHv0_FEA_FEAID&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;21&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Feature Type.Derived from DFHv0_FEA_FEATYPE parameter.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;4&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;DFHv0_FEA_FEATYPE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;3&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Feature CSR Size.Instance ID value.System or Platform Designer will assign the value based on placement/fit.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;16&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;DFHv1_INSTID&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Setting this parameter will force the AXI lite rresp and bresp to 0&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;true&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterHdlWidth&gt;1&lt;/parameterHdlWidth&gt;
        &lt;parameterName&gt;SET_AXI_LITE_RESPONSE_TO_ZERO&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;hssi_ss_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hssi_ss_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hssi_ss_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hssi_ss_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hssi_ss_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hssi_ss_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hssi_ss_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hssi_ss_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hssi_ss_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hssi_ss_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hssi_ss_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="hssi_ss_1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="hssi_ss_1" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: hssi_ss_1"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ocm">
  <parameter name="hlsFile" value="" />
  <parameter
     name="deviceFeatures"
     value="ADDER_CHAIN_ONLY_IN_LAB 0 ADVANCED_INFO 0 ALE_HAS_FAST_LUT5OUT 1 ALE_HAS_FAST_LUT6OUT 1 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ALLOW_NO_JTAG_ID 0 ANY_QFP 0 ASSEMBLER_BCM_CHECK_DISABLED 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 BASE_DEVICE_SUPPORTS_CBX_MF 0 BLACKLISTS_HIERARCHIES 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 CORE_BLOCK_DATA_LEIMS_MERGED 0 CORRELATED_TIMING_MODEL 0 DISABLE_COMPILER_SUPPORT 0 DISABLE_CRC_ERROR_DETECTION 0 DISABLE_DUAL_BOOT 0 DISABLE_ERAM_PRELOAD 0 DOES_NOT_HAVE_DPA_SILICON_FIX_IN_ENGINEERING_SAMPLE 0 DOES_NOT_SUPPORT_TIMING_MODELS_FOR_ROUTING_WIRES_WITH_ONLY_REDUNDANT_FANOUTS 0 DSP 1 DSP_PRIME_SUPPORTED 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 ECCN_3A991 0 ECCN_5A002 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FAST_POWER_ON_RESET 0 FF_PACKING_THROUGH_C_D 0 FINAL_DEVICE_MODEL 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_PHASE2 0 FM_REVB 0 FORBID_MIGRATION_ES_WITH_PRODUCTION 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HARDCOPY_PROTOTYPE 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 0 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CONFIGURABLE_OPEN_PULSE_WIDTHS_SUPPORT 0 HAS_CORE_HIPI_SUPPORT 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 0 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_DIB 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_EPEQ_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FAST_PRESERVATION_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 0 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 0 HAS_HARDCOPYII_SUPPORT 0 HAS_HARDCOPY_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 1 HAS_LEIM_HIPI_DEPOPULATION_SUPPORT 1 HAS_LEIM_RES_MERGED_IN_RR_GRAPH 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 0 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MISSING_PAD_INFO 0 HAS_MISSING_PKG_INFO 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 1 HAS_NADDER_STYLE_FF 1 HAS_NADDER_STYLE_LCELL_COMB 1 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_DATA_DRIVEN_PACKAGE_INFO 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PERIPHERY_HIPI_SUPPORT 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 1 HAS_PRELIMINARY_HSSI_TO_PLD_MCF_CONNECTIVITY 0 HAS_PROGRAMMABLE_PULSE_LATCH_SUPPORT 0 HAS_PVA_SUPPORT 0 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QSPI_RESET_SUPPORT 0 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 1 HAS_SPEED_GRADE_OFFSET 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 0 HAS_VIRTUAL_DEVICES 0 HAS_VOLTAGE_REGULATOR 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 1 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_32_BIT_QUARTUS_COMPATIBLE 0 IS_ALTERA_QSPI_DEVICE 0 IS_ASC_DEVICE 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOWER_POWER 0 IS_LOW_POWER_PART 0 IS_MCP_DEVICE 0 IS_QSPI_DEVICE 0 IS_REVE_SILICON 0 IS_SC_DEVICE 0 IS_SDM_LITE 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 IS_TSUNAMI_VER 0 IS_UDM_BASED 0 LABLINE_HAS_SAME_LEIM_FANOUTS_FOR_ALL_ALMS 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 1 LUT6_REQUIRE_C_D_DUPLICATION 1 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M20K_MEMORY 1 MAC_NEGATE_SUPPORT_DISABLED 0 MLAB_MEMORY 1 NOT_AUTOSELECTED 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_DATA_FILES 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PINTABLE_AND_FULLCHIP_SUPPORT 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_SUPPORT_FOR_THERMAL_ESTIMATION 0 NO_TDC_SUPPORT 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_USES_PAN2 1 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 RAM_SUPPORTS_FULL_MIXED_WIDTH_RATIO 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRES_TLG 0 REQUIRE_DS_TOOL 0 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 1 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 RPI_SETTING_CONSIDERS_BCM_DEFAULT 0 SDM_1_2_AND_ABOVE_SUPPORTED 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_EASIC 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_IBIS_AMI 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MAIB_C4BUMP 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_ONLY_PLACEHOLDER_PARTS 0 SUPPORTS_PARTIAL_MIGRATION 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORTS_VID_ALGORITHM 1 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_IBIS_WRITER 1 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DMF_TIMING 0 USES_DSPF_ROUTING_MODELS 0 USES_DSP_FROM_PREVIOUS_FAMILY 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_FAMILY_PART_INFO 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 1 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 1 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_PART_SPECIFIC_DEV_FILES 0 USES_RAM_FROM_PREVIOUS_FAMILY 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_TIMING_ROUTING_DELAYS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_VIRTUAL_DEV_NAME_FOR_FDI 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 VERMEER_USES_TSUNAMI_DIE 0 VIRTUAL_PACKAGE 0 WHITEBOARD_SUPPORT 0 WORKS_AROUND_MISSING_RED_FLAGS_IN_DSPF_ROUTING_MODELS 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="autoInitializationFileName" value="qsys_top_ocm" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;14&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;clken&lt;/name&gt;
                    &lt;role&gt;clken&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;262144&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;262144&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;2&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset1&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_req&lt;/name&gt;
                    &lt;role&gt;reset_req&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;14&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;262144&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;262144&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;
        &lt;version&gt;19.3.9&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;128&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="deviceFamily" value="Agilex 7" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/qsys_top/ocm.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;&quot;&quot;&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;ocm_altera_avalon_onchip_memory2_inst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;262144&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;128&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;ocm_altera_avalon_onchip_memory2_inst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ocm&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="altera_avalon_onchip_memory2_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="ocm" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: ocm"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="qsfpdd_status_pio">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write_n&lt;/name&gt;
                    &lt;role&gt;write_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;NATIVE&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
            &lt;cmsisInfo&gt;
                &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;    
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot; &amp;gt;
  &amp;lt;peripherals&amp;gt;
   &amp;lt;peripheral&amp;gt;
      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; 
      &amp;lt;addressBlock&amp;gt;
        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;
        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;
      &amp;lt;/addressBlock&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;
           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;
         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt;            
    &amp;lt;/registers&amp;gt;
   &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;
                &lt;addressGroup&gt;&lt;/addressGroup&gt;
                &lt;cmsisVars/&gt;
            &lt;/cmsisInfo&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;external_connection&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_port&lt;/name&gt;
                    &lt;role&gt;export&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;irq&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;irq&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.dts.irq.tx_type&lt;/key&gt;
                        &lt;value&gt;ACTIVE_HIGH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;value&gt;qsfpdd_status_pio.s1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write_n&lt;/name&gt;
                        &lt;role&gt;write_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;NATIVE&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;    
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot; &amp;gt;
  &amp;lt;peripherals&amp;gt;
   &amp;lt;peripheral&amp;gt;
      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; 
      &amp;lt;addressBlock&amp;gt;
        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;
        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;
      &amp;lt;/addressBlock&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;
           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;
         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt;            
    &amp;lt;/registers&amp;gt;
   &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;external_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_port&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;irq&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.dts.irq.tx_type&lt;/key&gt;
                            &lt;value&gt;ACTIVE_HIGH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                            &lt;value&gt;qsfpdd_status_pio.s1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_pio&lt;/className&gt;
        &lt;version&gt;19.2.3&lt;/version&gt;
        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="clockRate" value="100000000" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/qsfpdd_status_pio.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;
            &lt;value&gt;RISING&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;
            &lt;value&gt;100000000&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;
            &lt;value&gt;LEVEL&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pio-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;gpio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;pio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,interrupt-type&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,interrupt_type&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.level_trigger&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;qsfpdd_status_pio&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_status_pio&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_status_pio&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_status_pio&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_status_pio&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_status_pio&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="altera_avalon_pio_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="qsfpdd_status_pio" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsfpdd_status_pio"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="qsfpdd_ctrl_pio_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write_n&lt;/name&gt;
                    &lt;role&gt;write_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;NATIVE&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
            &lt;cmsisInfo&gt;
                &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;    
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot; &amp;gt;
  &amp;lt;peripherals&amp;gt;
   &amp;lt;peripheral&amp;gt;
      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; 
      &amp;lt;addressBlock&amp;gt;
        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;
        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;
      &amp;lt;/addressBlock&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;
           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;
         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt;            
    &amp;lt;/registers&amp;gt;
   &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;
                &lt;addressGroup&gt;&lt;/addressGroup&gt;
                &lt;cmsisVars/&gt;
            &lt;/cmsisInfo&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;external_connection&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_port&lt;/name&gt;
                    &lt;role&gt;export&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;6&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write_n&lt;/name&gt;
                        &lt;role&gt;write_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;NATIVE&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;    
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot; &amp;gt;
  &amp;lt;peripherals&amp;gt;
   &amp;lt;peripheral&amp;gt;
      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; 
      &amp;lt;addressBlock&amp;gt;
        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;
        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;
      &amp;lt;/addressBlock&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;
           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;
         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt;            
    &amp;lt;/registers&amp;gt;
   &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;external_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_port&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_pio&lt;/className&gt;
        &lt;version&gt;19.2.3&lt;/version&gt;
        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="clockRate" value="100000000" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/qsfpdd_ctrl_pio_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;6&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;
            &lt;value&gt;100000000&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;
            &lt;value&gt;25&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pio-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;gpio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;pio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;
            &lt;value&gt;6&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;
            &lt;value&gt;25&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;qsfpdd_ctrl_pio_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_ctrl_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_ctrl_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_ctrl_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_ctrl_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsfpdd_ctrl_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="qsfpdd_ctrl_pio_0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="sys_ctrl_pio_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsfpdd_ctrl_pio_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_r5k4dla">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {altera_merlin_axi_translator};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWID} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_BID} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARID} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_RID} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {DATA_WIDTH} {128};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USER_DATA_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_WUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_M0_RUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_WUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_RUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {REGENERATE_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator} {ROLE_BASED_USER} {0};add_instance {jtg_mst_fpga_m2ocm_pb_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_DATA_W} {128};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_READ} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_dma_subsys_port8_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_translator} {SYNC_RESET} {1};add_instance {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_translator} {SYNC_RESET} {1};add_instance {tod_subsys_0_master_tod_top_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_translator} {SYNC_RESET} {1};add_instance {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator} {SYNC_RESET} {1};add_instance {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator} {SYNC_RESET} {1};add_instance {ftile_debug_status_pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_translator} {SYNC_RESET} {1};add_instance {ocm_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ocm_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {ocm_s1_translator} {AV_DATA_W} {128};set_instance_parameter_value {ocm_s1_translator} {UAV_DATA_W} {128};set_instance_parameter_value {ocm_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ocm_s1_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {ocm_s1_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {ocm_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ocm_s1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {ocm_s1_translator} {AV_READLATENCY} {2};set_instance_parameter_value {ocm_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ocm_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ocm_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ocm_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ocm_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ocm_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ocm_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ocm_s1_translator} {USE_READ} {0};set_instance_parameter_value {ocm_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ocm_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ocm_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ocm_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ocm_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ocm_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ocm_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ocm_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ocm_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ocm_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ocm_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ocm_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {ocm_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ocm_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ocm_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ocm_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ocm_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ocm_s1_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {ocm_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ocm_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ocm_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ocm_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {ocm_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ocm_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ocm_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ocm_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ocm_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ocm_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ocm_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ocm_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ocm_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ocm_s1_translator} {SYNC_RESET} {1};add_instance {qsfpdd_status_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_translator} {SYNC_RESET} {1};add_instance {sys_ctrl_pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_translator} {SYNC_RESET} {1};add_instance {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {SAI_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BEGIN_BURST} {213};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_CACHE_H} {236};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_CACHE_L} {233};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {211};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {211};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_PROTECTION_H} {232};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_PROTECTION_L} {230};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BURST_SIZE_H} {208};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BURST_SIZE_L} {206};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BURST_TYPE_H} {210};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BURST_TYPE_L} {209};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BURSTWRAP_H} {205};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BURSTWRAP_L} {197};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BYTE_CNT_H} {196};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_SRC_ID_H} {221};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_SRC_ID_L} {218};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DEST_ID_H} {225};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DEST_ID_L} {222};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_THREAD_ID_H} {229};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_THREAD_ID_L} {226};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_QOS_L} {214};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_QOS_H} {217};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DATA_SIDEBAND_H} {212};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DATA_SIDEBAND_L} {212};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DOMAIN_H} {249};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DOMAIN_L} {248};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_SNOOP_H} {247};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_SNOOP_L} {244};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BARRIER_H} {243};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_BARRIER_L} {242};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_WUNIQUE} {250};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_EOP_OOO} {257};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_SOP_OOO} {258};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_POISON_H} {251};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_POISON_L} {251};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DATACHK_H} {252};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_DATACHK_L} {252};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_ADDRCHK_H} {255};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_ADDRCHK_L} {254};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_SAI_H} {256};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_SAI_L} {256};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_TRANS_SEQ_H} {265};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_TRANS_SEQ_L} {259};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_USER_DATA_H} {253};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {PKT_USER_DATA_L} {253};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ST_DATA_W} {266};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ID} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;hssi_ss_1.axi4_lite_interface&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004480000&quot;
   end=&quot;0x00000000004480100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000005800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004040000&quot;
   end=&quot;0x00000000004040040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004040100&quot;
   end=&quot;0x00000000004040200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005800000&quot;
   end=&quot;0x00000000005820000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004040060&quot;
   end=&quot;0x00000000004040070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000004040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;qsfpdd_status_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004040050&quot;
   end=&quot;0x00000000004040060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004040040&quot;
   end=&quot;0x00000000004040050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m2ocm_pb_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_WUNIQUE} {250};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DOMAIN_H} {249};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DOMAIN_L} {248};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_SNOOP_H} {247};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_SNOOP_L} {244};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BARRIER_H} {243};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BARRIER_L} {242};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_QOS_H} {217};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_QOS_L} {214};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DATA_SIDEBAND_H} {212};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DATA_SIDEBAND_L} {212};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_ADDR_SIDEBAND_H} {211};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_ADDR_SIDEBAND_L} {211};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BURST_TYPE_H} {210};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BURST_TYPE_L} {209};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_CACHE_H} {236};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_CACHE_L} {233};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_THREAD_ID_H} {229};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_THREAD_ID_L} {226};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BURST_SIZE_H} {208};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BURST_SIZE_L} {206};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BEGIN_BURST} {213};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_PROTECTION_H} {232};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_PROTECTION_L} {230};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BURSTWRAP_H} {205};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BURSTWRAP_L} {197};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BYTE_CNT_H} {196};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DATA_H} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_SRC_ID_H} {221};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_SRC_ID_L} {218};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DEST_ID_H} {225};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DEST_ID_L} {222};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_POISON_H} {251};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_POISON_L} {251};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DATACHK_H} {252};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_DATACHK_L} {252};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_ADDRCHK_H} {255};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_ADDRCHK_L} {254};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_SAI_H} {256};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_SAI_L} {256};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_EOP_OOO} {257};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_SOP_OOO} {258};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_TRANS_SEQ_H} {265};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_TRANS_SEQ_L} {259};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_USER_DATA_H} {253};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {PKT_USER_DATA_L} {253};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {ST_DATA_W} {266};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {ID} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent} {ROLE_BASED_USER} {0};add_instance {hssi_ss_1_axi4_lite_interface_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_QOS_H} {109};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_QOS_L} {106};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_THREAD_ID_L} {118};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DATA_SIDEBAND_H} {104};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DATA_SIDEBAND_L} {104};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_ADDR_SIDEBAND_H} {103};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_ADDR_SIDEBAND_L} {103};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DOMAIN_L} {140};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DOMAIN_H} {141};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_SNOOP_L} {136};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_SNOOP_H} {139};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BARRIER_L} {134};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_BARRIER_H} {135};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_WUNIQUE} {142};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_POISON_H} {143};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_POISON_L} {143};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_SAI_H} {148};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_SAI_L} {148};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {SAI_WIDTH} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ST_DATA_W} {158};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ADDR_WIDTH} {26};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ID} {3};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {USE_DATA_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {SYNC_RESET} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {ENABLE_OOO} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_agent} {REORDER_BUFFER} {0};add_instance {dma_subsys_dma_subsys_port8_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_POISON_H} {143};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_POISON_L} {143};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_SAI_H} {148};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_SAI_L} {148};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {ST_DATA_W} {158};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {ID} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {673};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {671};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {670};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {669};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BURST_SIZE_H} {640};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BURST_SIZE_L} {638};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_TRANS_LOCK} {612};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BEGIN_BURST} {645};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_PROTECTION_H} {664};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_PROTECTION_L} {662};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BURSTWRAP_H} {637};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BURSTWRAP_L} {629};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BYTE_CNT_H} {628};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BYTE_CNT_L} {614};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_ADDR_H} {607};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_TRANS_POSTED} {609};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_TRANS_READ} {611};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_SRC_ID_H} {653};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_SRC_ID_L} {650};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_DEST_ID_H} {657};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_DEST_ID_L} {654};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_POISON_H} {683};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_POISON_L} {683};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_DATACHK_H} {684};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_DATACHK_L} {684};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_SAI_H} {688};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_SAI_L} {688};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_ADDRCHK_H} {687};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_ADDRCHK_L} {686};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_EOP_OOO} {689};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_SOP_OOO} {690};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_TRANS_SEQ_H} {697};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_TRANS_SEQ_L} {691};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_USER_DATA_H} {685};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_USER_DATA_L} {685};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {ST_DATA_W} {698};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {AVS_BURSTCOUNT_W} {7};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(697:691) sop_ooo(690) eop_ooo(689) sai(688) addrchk(687:686) user_data(685) datachk(684) poison(683) wunique(682) domain(681:680) snoop(679:676) barrier(675:674) ori_burst_size(673:671) response_status(670:669) cache(668:665) protection(664:662) thread_id(661:658) dest_id(657:654) src_id(653:650) qos(649:646) begin_burst(645) data_sideband(644) addr_sideband(643) burst_type(642:641) burst_size(640:638) burstwrap(637:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {MAX_BYTE_CNT} {64};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {ID} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {699};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_POISON_H} {143};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_POISON_L} {143};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_SAI_H} {148};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_SAI_L} {148};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {ST_DATA_W} {158};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {ID} {5};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {tod_subsys_0_master_tod_top_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_POISON_H} {143};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_POISON_L} {143};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_SAI_H} {148};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_SAI_L} {148};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {ST_DATA_W} {158};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {ID} {9};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent} {ROLE_BASED_USER} {0};add_instance {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_POISON_H} {143};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_POISON_L} {143};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_SAI_H} {148};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_SAI_L} {148};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {ST_DATA_W} {158};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {ID} {10};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent} {ROLE_BASED_USER} {0};add_instance {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_POISON_H} {143};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_POISON_L} {143};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_SAI_H} {148};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_SAI_L} {148};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {ST_DATA_W} {158};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {ID} {6};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {ftile_debug_status_pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_POISON_H} {143};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_POISON_L} {143};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_SAI_H} {148};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_SAI_L} {148};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {ST_DATA_W} {158};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {ID} {2};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {SYNC_RESET} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent} {ROLE_BASED_USER} {0};add_instance {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {ocm_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ocm_s1_agent} {PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {ocm_s1_agent} {PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {ocm_s1_agent} {PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {ocm_s1_agent} {PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {ocm_s1_agent} {PKT_BURST_SIZE_H} {208};set_instance_parameter_value {ocm_s1_agent} {PKT_BURST_SIZE_L} {206};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {ocm_s1_agent} {PKT_BEGIN_BURST} {213};set_instance_parameter_value {ocm_s1_agent} {PKT_PROTECTION_H} {232};set_instance_parameter_value {ocm_s1_agent} {PKT_PROTECTION_L} {230};set_instance_parameter_value {ocm_s1_agent} {PKT_BURSTWRAP_H} {205};set_instance_parameter_value {ocm_s1_agent} {PKT_BURSTWRAP_L} {197};set_instance_parameter_value {ocm_s1_agent} {PKT_BYTE_CNT_H} {196};set_instance_parameter_value {ocm_s1_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {ocm_s1_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {ocm_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {ocm_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {ocm_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ocm_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_s1_agent} {PKT_SRC_ID_H} {221};set_instance_parameter_value {ocm_s1_agent} {PKT_SRC_ID_L} {218};set_instance_parameter_value {ocm_s1_agent} {PKT_DEST_ID_H} {225};set_instance_parameter_value {ocm_s1_agent} {PKT_DEST_ID_L} {222};set_instance_parameter_value {ocm_s1_agent} {PKT_POISON_H} {251};set_instance_parameter_value {ocm_s1_agent} {PKT_POISON_L} {251};set_instance_parameter_value {ocm_s1_agent} {PKT_DATACHK_H} {252};set_instance_parameter_value {ocm_s1_agent} {PKT_DATACHK_L} {252};set_instance_parameter_value {ocm_s1_agent} {PKT_SAI_H} {256};set_instance_parameter_value {ocm_s1_agent} {PKT_SAI_L} {256};set_instance_parameter_value {ocm_s1_agent} {PKT_ADDRCHK_H} {255};set_instance_parameter_value {ocm_s1_agent} {PKT_ADDRCHK_L} {254};set_instance_parameter_value {ocm_s1_agent} {PKT_EOP_OOO} {257};set_instance_parameter_value {ocm_s1_agent} {PKT_SOP_OOO} {258};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_SEQ_H} {265};set_instance_parameter_value {ocm_s1_agent} {PKT_TRANS_SEQ_L} {259};set_instance_parameter_value {ocm_s1_agent} {PKT_USER_DATA_H} {253};set_instance_parameter_value {ocm_s1_agent} {PKT_USER_DATA_L} {253};set_instance_parameter_value {ocm_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ocm_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {ocm_s1_agent} {ST_DATA_W} {266};set_instance_parameter_value {ocm_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ocm_s1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {ocm_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ocm_s1_agent} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ocm_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ocm_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ocm_s1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {ocm_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {ocm_s1_agent} {ID} {4};set_instance_parameter_value {ocm_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ocm_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ocm_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ocm_s1_agent} {SYNC_RESET} {1};set_instance_parameter_value {ocm_s1_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ocm_s1_agent} {ROLE_BASED_USER} {0};add_instance {ocm_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {267};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ocm_s1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ocm_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ocm_s1_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {qsfpdd_status_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_POISON_H} {143};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_POISON_L} {143};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_SAI_H} {148};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_SAI_L} {148};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {ST_DATA_W} {158};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {ID} {7};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {SYNC_RESET} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent} {ROLE_BASED_USER} {0};add_instance {qsfpdd_status_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {qsfpdd_status_pio_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {sys_ctrl_pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_SRC_ID_H} {113};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_DEST_ID_H} {117};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_DEST_ID_L} {114};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_POISON_H} {143};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_POISON_L} {143};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_DATACHK_H} {144};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_DATACHK_L} {144};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_SAI_H} {148};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_SAI_L} {148};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_ADDRCHK_H} {147};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_ADDRCHK_L} {146};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_EOP_OOO} {149};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_SOP_OOO} {150};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_TRANS_SEQ_H} {157};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_TRANS_SEQ_L} {151};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_USER_DATA_H} {145};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_USER_DATA_L} {145};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {ST_DATA_W} {158};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {ID} {8};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {SYNC_RESET} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent} {ROLE_BASED_USER} {0};add_instance {sys_ctrl_pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {sys_ctrl_pio_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 4 9 8 7 2 10 1 5 6 0 };set_instance_parameter_value {router} {CHANNEL_ID} {00000000001 00100000000 00000010000 10000000000 01000000000 00010000000 00000100000 00000000010 00000001000 00001000000 00000000100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write both both both both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4000000 0x4040000 0x4040040 0x4040050 0x4040060 0x4040100 0x4480000 0x5000000 0x5800000 0x10000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x4040000 0x4040040 0x4040050 0x4040060 0x4040070 0x4040200 0x4480100 0x5800000 0x5820000 0x20000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {175};set_instance_parameter_value {router} {PKT_ADDR_L} {144};set_instance_parameter_value {router} {PKT_PROTECTION_H} {232};set_instance_parameter_value {router} {PKT_PROTECTION_L} {230};set_instance_parameter_value {router} {PKT_DEST_ID_H} {225};set_instance_parameter_value {router} {PKT_DEST_ID_L} {222};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router} {PKT_TRANS_READ} {179};set_instance_parameter_value {router} {ST_DATA_W} {266};set_instance_parameter_value {router} {ST_CHANNEL_W} {12};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {3 4 9 8 7 2 10 1 5 6 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00000000001 00100000000 00000010000 10000000000 01000000000 00010000000 00000100000 00000000010 00000001000 00001000000 00000000100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read both both both both both both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x4000000 0x4040000 0x4040040 0x4040050 0x4040060 0x4040100 0x4480000 0x5000000 0x5800000 0x10000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0x4040000 0x4040040 0x4040050 0x4040060 0x4040070 0x4040200 0x4480100 0x5800000 0x5820000 0x20000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {175};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {232};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {230};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {225};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {222};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_001} {ST_DATA_W} {266};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {232};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {230};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {225};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {222};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {266};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {158};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {158};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {158};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {607};set_instance_parameter_value {router_006} {PKT_ADDR_L} {576};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {664};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {662};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {657};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {654};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {611};set_instance_parameter_value {router_006} {ST_DATA_W} {698};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {trans_seq(697:691) sop_ooo(690) eop_ooo(689) sai(688) addrchk(687:686) user_data(685) datachk(684) poison(683) wunique(682) domain(681:680) snoop(679:676) barrier(675:674) ori_burst_size(673:671) response_status(670:669) cache(668:665) protection(664:662) thread_id(661:658) dest_id(657:654) src_id(653:650) qos(649:646) begin_burst(645) data_sideband(644) addr_sideband(643) burst_type(642:641) burst_size(640:638) burstwrap(637:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {1};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {158};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {1};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {158};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_008} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_008} {SYNC_RESET} {1};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {158};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_009} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_009} {SYNC_RESET} {1};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {158};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_010} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_010} {SYNC_RESET} {1};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {158};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_011} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_011} {SYNC_RESET} {1};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {175};set_instance_parameter_value {router_012} {PKT_ADDR_L} {144};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {232};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {230};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {225};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {222};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_012} {ST_DATA_W} {266};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_012} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_012} {SYNC_RESET} {1};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {158};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_013} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_013} {SYNC_RESET} {1};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {117};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {114};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {158};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_014} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_014} {SYNC_RESET} {1};add_instance {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_DEST_ID_H} {225};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_DEST_ID_L} {222};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_SRC_ID_H} {221};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_SRC_ID_L} {218};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_BYTE_CNT_H} {196};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_THREAD_ID_H} {229};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_THREAD_ID_L} {226};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_TRANS_SEQ_H} {265};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PKT_TRANS_SEQ_L} {259};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {ST_DATA_W} {266};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {ST_CHANNEL_W} {12};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {REORDER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter} {ENABLE_OOO} {0};add_instance {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_DEST_ID_H} {225};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_DEST_ID_L} {222};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_SRC_ID_H} {221};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_SRC_ID_L} {218};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_BYTE_CNT_H} {196};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_THREAD_ID_H} {229};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_THREAD_ID_L} {226};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_TRANS_SEQ_H} {265};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PKT_TRANS_SEQ_L} {259};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {ST_DATA_W} {266};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {ST_CHANNEL_W} {12};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {REORDER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter} {ENABLE_OOO} {0};add_instance {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter} {SYNC_RESET} {1};add_instance {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter} {SYNC_RESET} {1};add_instance {dma_subsys_dma_subsys_port8_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter} {SYNC_RESET} {1};add_instance {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_ADDR_H} {607};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BEGIN_BURST} {645};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BYTE_CNT_H} {628};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BYTE_CNT_L} {614};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BURST_SIZE_H} {640};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BURST_SIZE_L} {638};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BURST_TYPE_H} {642};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BURST_TYPE_L} {641};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BURSTWRAP_H} {637};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_BURSTWRAP_L} {629};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_TRANS_READ} {611};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {ST_DATA_W} {698};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {OUT_BYTE_CNT_H} {620};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {OUT_BURSTWRAP_H} {637};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(697:691) sop_ooo(690) eop_ooo(689) sai(688) addrchk(687:686) user_data(685) datachk(684) poison(683) wunique(682) domain(681:680) snoop(679:676) barrier(675:674) ori_burst_size(673:671) response_status(670:669) cache(668:665) protection(664:662) thread_id(661:658) dest_id(657:654) src_id(653:650) qos(649:646) begin_burst(645) data_sideband(644) addr_sideband(643) burst_type(642:641) burst_size(640:638) burstwrap(637:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_bridge_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter} {SYNC_RESET} {1};add_instance {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter} {SYNC_RESET} {1};add_instance {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter} {SYNC_RESET} {1};add_instance {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter} {SYNC_RESET} {1};add_instance {ftile_debug_status_pio_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter} {SYNC_RESET} {1};add_instance {ocm_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BEGIN_BURST} {213};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BYTE_CNT_H} {196};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURST_SIZE_H} {208};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURST_SIZE_L} {206};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURST_TYPE_H} {210};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURST_TYPE_L} {209};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURSTWRAP_H} {205};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_BURSTWRAP_L} {197};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {ocm_s1_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {ocm_s1_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {ocm_s1_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {ST_DATA_W} {266};set_instance_parameter_value {ocm_s1_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {ocm_s1_burst_adapter} {OUT_BURSTWRAP_H} {205};set_instance_parameter_value {ocm_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ocm_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ocm_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ocm_s1_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {ocm_s1_burst_adapter} {SYNC_RESET} {1};add_instance {qsfpdd_status_pio_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {qsfpdd_status_pio_s1_burst_adapter} {SYNC_RESET} {1};add_instance {sys_ctrl_pio_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {sys_ctrl_pio_0_s1_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {266};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {11};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {266};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {11};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {266};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_002} {PKT_EOP_OOO} {76};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_003} {PKT_EOP_OOO} {76};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_004} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_004} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_004} {PKT_EOP_OOO} {76};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_005} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_005} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_005} {PKT_EOP_OOO} {76};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_006} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_006} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_006} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_006} {PKT_EOP_OOO} {76};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_007} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_007} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_007} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_007} {PKT_EOP_OOO} {76};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_008} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_008} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_008} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_008} {PKT_EOP_OOO} {76};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_009} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_009} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_009} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_009} {PKT_EOP_OOO} {76};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_010} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_010} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_010} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_010} {PKT_EOP_OOO} {76};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {266};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_011} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_011} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_011} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_011} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {1};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {1};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {1};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_006} {SYNC_RESET} {1};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_007} {SYNC_RESET} {1};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_008} {SYNC_RESET} {1};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_009} {SYNC_RESET} {1};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_010} {SYNC_RESET} {1};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {266};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_011} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {266};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {11};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {266};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {11};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {266};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_002} {PKT_EOP_OOO} {76};add_instance {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {628};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {637};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {629};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {640};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {638};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {670};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {669};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {642};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {641};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {671};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {673};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_ST_DATA_W} {698};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(697:691) sop_ooo(690) eop_ooo(689) sai(688) addrchk(687:686) user_data(685) datachk(684) poison(683) wunique(682) domain(681:680) snoop(679:676) barrier(675:674) ori_burst_size(673:671) response_status(670:669) cache(668:665) protection(664:662) thread_id(661:658) dest_id(657:654) src_id(653:650) qos(649:646) begin_burst(645) data_sideband(644) addr_sideband(643) burst_type(642:641) burst_size(640:638) burstwrap(637:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {ftile_debug_status_pio_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter} {SYNC_RESET} {1};add_instance {qsfpdd_status_pio_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter} {SYNC_RESET} {1};add_instance {sys_ctrl_pio_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {158};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_EOP_OOO} {257};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_SOP_OOO} {258};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {266};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter} {SYNC_RESET} {1};add_instance {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {628};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {640};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {638};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {670};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {669};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {642};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {641};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {671};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {673};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_EOP_OOO} {689};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SOP_OOO} {690};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_ST_DATA_W} {698};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(697:691) sop_ooo(690) eop_ooo(689) sai(688) addrchk(687:686) user_data(685) datachk(684) poison(683) wunique(682) domain(681:680) snoop(679:676) barrier(675:674) ori_burst_size(673:671) response_status(670:669) cache(668:665) protection(664:662) thread_id(661:658) dest_id(657:654) src_id(653:650) qos(649:646) begin_burst(645) data_sideband(644) addr_sideband(643) burst_type(642:641) burst_size(640:638) burstwrap(637:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {ftile_debug_status_pio_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter} {SYNC_RESET} {1};add_instance {qsfpdd_status_pio_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter} {SYNC_RESET} {1};add_instance {sys_ctrl_pio_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {196};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {205};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {197};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {208};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {206};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {238};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {237};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {210};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {209};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {239};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {241};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {266};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_EOP_OOO} {149};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_SOP_OOO} {150};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {158};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter} {SYNC_RESET} {1};add_instance {async_fifo} {st_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo} {retiming_reg_en} {0};add_instance {async_fifo_001} {st_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_001} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_001} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_001} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_001} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_001} {retiming_reg_en} {0};add_instance {async_fifo_002} {st_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_002} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_002} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_002} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_002} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_002} {retiming_reg_en} {0};add_instance {async_fifo_003} {st_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_003} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_003} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_003} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_003} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_003} {retiming_reg_en} {0};add_instance {async_fifo_004} {st_dc_fifo};set_instance_parameter_value {async_fifo_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_004} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_004} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_004} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_004} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_004} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_004} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_004} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_004} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_004} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_004} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_004} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_004} {retiming_reg_en} {0};add_instance {async_fifo_005} {st_dc_fifo};set_instance_parameter_value {async_fifo_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_005} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_005} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_005} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_005} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_005} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_005} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_005} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_005} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_005} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_005} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_005} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_005} {retiming_reg_en} {0};add_instance {async_fifo_006} {st_dc_fifo};set_instance_parameter_value {async_fifo_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_006} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_006} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_006} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_006} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_006} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_006} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_006} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_006} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_006} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_006} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_006} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_006} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_006} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_006} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_006} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_006} {retiming_reg_en} {0};add_instance {async_fifo_007} {st_dc_fifo};set_instance_parameter_value {async_fifo_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_007} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_007} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_007} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_007} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_007} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_007} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_007} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_007} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_007} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_007} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_007} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_007} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_007} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_007} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_007} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_007} {retiming_reg_en} {0};add_instance {async_fifo_008} {st_dc_fifo};set_instance_parameter_value {async_fifo_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_008} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_008} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_008} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_008} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_008} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_008} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_008} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_008} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_008} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_008} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_008} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_008} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_008} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_008} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_008} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_008} {retiming_reg_en} {0};add_instance {async_fifo_009} {st_dc_fifo};set_instance_parameter_value {async_fifo_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_009} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_009} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_009} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_009} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_009} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_009} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_009} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_009} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_009} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_009} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_009} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_009} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_009} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_009} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_009} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_009} {retiming_reg_en} {0};add_instance {async_fifo_010} {st_dc_fifo};set_instance_parameter_value {async_fifo_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_010} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_010} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_010} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_010} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_010} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_010} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_010} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_010} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_010} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_010} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_010} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_010} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_010} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_010} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_010} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_010} {retiming_reg_en} {0};add_instance {async_fifo_011} {st_dc_fifo};set_instance_parameter_value {async_fifo_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_011} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {async_fifo_011} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_011} {CHANNEL_WIDTH} {12};set_instance_parameter_value {async_fifo_011} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_011} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_011} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_011} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_011} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_011} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_011} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_011} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_011} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_011} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_011} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_011} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_011} {retiming_reg_en} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {12};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {12};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {12};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_002} {SYNC_RESET} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {12};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_003} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {698};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_006} {SYNC_RESET} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {698};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_007} {SYNC_RESET} {1};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_008} {SYNC_RESET} {1};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_009} {SYNC_RESET} {1};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_010} {SYNC_RESET} {1};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_011} {SYNC_RESET} {1};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_012} {SYNC_RESET} {1};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_013} {SYNC_RESET} {1};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_014} {SYNC_RESET} {1};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_015} {SYNC_RESET} {1};add_instance {agent_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_016} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_016} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_016} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_016} {SYNC_RESET} {1};add_instance {agent_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_017} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_017} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_017} {SYNC_RESET} {1};add_instance {agent_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_018} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {agent_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_018} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_018} {SYNC_RESET} {1};add_instance {agent_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_019} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {agent_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_019} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_019} {SYNC_RESET} {1};add_instance {agent_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_020} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_020} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_020} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_020} {SYNC_RESET} {1};add_instance {agent_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_021} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_021} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_021} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_021} {SYNC_RESET} {1};add_instance {agent_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_022} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_022} {CHANNEL_WIDTH} {12};set_instance_parameter_value {agent_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_022} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_022} {SYNC_RESET} {1};add_instance {agent_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_023} {BITS_PER_SYMBOL} {158};set_instance_parameter_value {agent_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_023} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_023} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_014} {SYNC_RESET} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_015} {SYNC_RESET} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_016} {SYNC_RESET} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_017} {SYNC_RESET} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_018} {SYNC_RESET} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_019} {SYNC_RESET} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_020} {SYNC_RESET} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_021} {SYNC_RESET} {1};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_022} {SYNC_RESET} {1};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_023} {SYNC_RESET} {1};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_024} {SYNC_RESET} {1};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_025} {SYNC_RESET} {1};add_instance {mux_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_026} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_026} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_026} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_026} {SYNC_RESET} {1};add_instance {mux_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_027} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_027} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_027} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_027} {SYNC_RESET} {1};add_instance {mux_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_028} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_028} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_028} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_028} {SYNC_RESET} {1};add_instance {mux_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_029} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_029} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_029} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_029} {SYNC_RESET} {1};add_instance {mux_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_030} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_030} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_030} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_030} {SYNC_RESET} {1};add_instance {mux_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_031} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_031} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_031} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_031} {SYNC_RESET} {1};add_instance {mux_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_032} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_032} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_032} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_032} {SYNC_RESET} {1};add_instance {mux_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_033} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_033} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_033} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_033} {SYNC_RESET} {1};add_instance {mux_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_034} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_034} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_034} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_034} {SYNC_RESET} {1};add_instance {mux_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_035} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_035} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_035} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_035} {SYNC_RESET} {1};add_instance {mux_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_036} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_036} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_036} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_036} {SYNC_RESET} {1};add_instance {mux_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_037} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_037} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_037} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_037} {SYNC_RESET} {1};add_instance {mux_pipeline_038} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_038} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_038} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_038} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_038} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_038} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_038} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_038} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_038} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_038} {SYNC_RESET} {1};add_instance {mux_pipeline_039} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_039} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_039} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_039} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_039} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_039} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_039} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_039} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_039} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_039} {SYNC_RESET} {1};add_instance {mux_pipeline_040} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_040} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_040} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_040} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_040} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_040} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_040} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_040} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_040} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_040} {SYNC_RESET} {1};add_instance {mux_pipeline_041} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_041} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_041} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_041} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_041} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_041} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_041} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_041} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_041} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_041} {SYNC_RESET} {1};add_instance {mux_pipeline_042} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_042} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_042} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_042} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_042} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_042} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_042} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_042} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_042} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_042} {SYNC_RESET} {1};add_instance {mux_pipeline_043} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_043} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_043} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_043} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_043} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_043} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_043} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_043} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_043} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_043} {SYNC_RESET} {1};add_instance {mux_pipeline_044} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_044} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_044} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_044} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_044} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_044} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_044} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_044} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_044} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_044} {SYNC_RESET} {1};add_instance {mux_pipeline_045} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_045} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_045} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {mux_pipeline_045} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_045} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_045} {CHANNEL_WIDTH} {12};set_instance_parameter_value {mux_pipeline_045} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_045} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_045} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_045} {SYNC_RESET} {1};add_instance {pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline} {BITS_PER_SYMBOL} {266};set_instance_parameter_value {pipeline} {USE_PACKETS} {1};set_instance_parameter_value {pipeline} {USE_EMPTY} {0};set_instance_parameter_value {pipeline} {CHANNEL_WIDTH} {12};set_instance_parameter_value {pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {pipeline} {SYNC_RESET} {1};add_instance {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge} {SYNC_RESET} {1};add_instance {jtg_mst_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNC_RESET} {1};add_instance {dfd_subsystem_reset_csr_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dfd_subsystem_reset_csr_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dfd_subsystem_reset_csr_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dfd_subsystem_reset_csr_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dfd_subsystem_reset_csr_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dfd_subsystem_reset_csr_reset_bridge} {SYNC_RESET} {1};add_instance {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {sys_manager_clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_manager_clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_manager_clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_ss_0_clk_csr_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_ss_0_clk_csr_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_ss_0_clk_csr_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0} {hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {avalon};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_axi_master_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0} {jtg_mst_fpga_m2ocm_pb_m0_agent.av} {avalon};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {domainAlias} {};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_universal_master_0/jtg_mst_fpga_m2ocm_pb_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_002.src} {jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/jtg_mst_fpga_m2ocm_pb_m0_agent.rp} {qsys_mm.response};add_connection {dma_subsys_dma_subsys_port8_csr_agent.m0} {dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.m0/dma_subsys_dma_subsys_port8_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_subsys_dma_subsys_port8_csr_agent.rf_source} {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rf_source/dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out} {dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src} {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_src/dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out} {dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.out/dma_subsys_dma_subsys_port8_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0} {dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.m0/dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_source/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_bridge_s0_agent.m0} {phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.m0/phipps_peak_0_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_bridge_s0_agent.rf_source} {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rf_source/phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out} {phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src} {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out} {phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_master_tod_top_0_csr_agent.m0} {tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.m0/tod_subsys_0_master_tod_top_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_master_tod_top_0_csr_agent.rf_source} {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rf_source/tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out} {tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src} {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_src/tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out} {tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.out/tod_subsys_0_master_tod_top_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.m0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_source/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.out/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.m0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_source/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_debug_status_pio_0_s1_agent.m0} {ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.m0/ftile_debug_status_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_debug_status_pio_0_s1_agent.rf_source} {ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rf_source/ftile_debug_status_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out} {ftile_debug_status_pio_0_s1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rsp_fifo.out/ftile_debug_status_pio_0_s1_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src} {ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rdata_fifo_src/ftile_debug_status_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out} {ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent_rdata_fifo.out/ftile_debug_status_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ocm_s1_agent.m0} {ocm_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_s1_agent.m0/ocm_s1_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ocm_s1_agent.rf_source} {ocm_s1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_s1_agent.rf_source/ocm_s1_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ocm_s1_agent_rsp_fifo.out} {ocm_s1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_s1_agent_rsp_fifo.out/ocm_s1_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ocm_s1_agent.rdata_fifo_src} {ocm_s1_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_s1_agent.rdata_fifo_src/ocm_s1_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ocm_s1_agent_rdata_fifo.out} {ocm_s1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_s1_agent_rdata_fifo.out/ocm_s1_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {qsfpdd_status_pio_s1_agent.m0} {qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.m0/qsfpdd_status_pio_s1_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {qsfpdd_status_pio_s1_agent.rf_source} {qsfpdd_status_pio_s1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rf_source/qsfpdd_status_pio_s1_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {qsfpdd_status_pio_s1_agent_rsp_fifo.out} {qsfpdd_status_pio_s1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rsp_fifo.out/qsfpdd_status_pio_s1_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {qsfpdd_status_pio_s1_agent.rdata_fifo_src} {qsfpdd_status_pio_s1_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rdata_fifo_src/qsfpdd_status_pio_s1_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {qsfpdd_status_pio_s1_agent_rdata_fifo.out} {qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_agent_rdata_fifo.out/qsfpdd_status_pio_s1_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_ctrl_pio_0_s1_agent.m0} {sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.m0/sys_ctrl_pio_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_ctrl_pio_0_s1_agent.rf_source} {sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rf_source/sys_ctrl_pio_0_s1_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_ctrl_pio_0_s1_agent_rsp_fifo.out} {sys_ctrl_pio_0_s1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rsp_fifo.out/sys_ctrl_pio_0_s1_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_ctrl_pio_0_s1_agent.rdata_fifo_src} {sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rdata_fifo_src/sys_ctrl_pio_0_s1_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_ctrl_pio_0_s1_agent_rdata_fifo.out} {sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent_rdata_fifo.out/sys_ctrl_pio_0_s1_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {jtg_mst_fpga_m2ocm_pb_m0_agent.cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtg_mst_fpga_m2ocm_pb_m0_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_012.src} {rsp_demux_009.sink} {avalon_streaming};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_012.src/rsp_demux_009.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_012.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router.src} {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src} {hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.write_rp} {qsys_mm.response};add_connection {router_001.src} {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src} {hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_axi_master_agent.read_rp} {qsys_mm.response};add_connection {cmd_mux_009.src} {ocm_s1_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_009.src/ocm_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {router_003.src} {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_006.src/dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_007.src} {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_007.src/phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_008.src} {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_008.src/tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src} {rsp_demux_005.sink} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_009.src} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_009.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_010.src} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_010.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src} {rsp_demux_007.sink} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router_011.src} {ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_011.src/ftile_debug_status_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ftile_debug_status_pio_0_s1_rsp_width_adapter.src} {rsp_demux_008.sink} {avalon_streaming};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ftile_debug_status_pio_0_s1_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router_013.src} {qsfpdd_status_pio_s1_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_013.src/qsfpdd_status_pio_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {qsfpdd_status_pio_s1_rsp_width_adapter.src} {rsp_demux_010.sink} {avalon_streaming};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {qsfpdd_status_pio_s1_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router_014.src} {sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_014.src/sys_ctrl_pio_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sys_ctrl_pio_0_s1_rsp_width_adapter.src} {rsp_demux_011.sink} {avalon_streaming};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sys_ctrl_pio_0_s1_rsp_width_adapter.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {cmd_mux.src} {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src} {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src} {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.src/hssi_ss_1_axi4_lite_interface_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src} {dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.src/dma_subsys_dma_subsys_port8_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_003.src/dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src} {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.src/dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_004.src/phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src} {phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_005.src} {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_005.src/tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src} {tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.src/tod_subsys_0_master_tod_top_0_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_006.src} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_006.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.src/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_007.src} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_007.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.src/phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_008.src} {ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_008.src/ftile_debug_status_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ftile_debug_status_pio_0_s1_cmd_width_adapter.src} {ftile_debug_status_pio_0_s1_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ftile_debug_status_pio_0_s1_cmd_width_adapter.src/ftile_debug_status_pio_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_010.src} {qsfpdd_status_pio_s1_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_010.src/qsfpdd_status_pio_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {qsfpdd_status_pio_s1_cmd_width_adapter.src} {qsfpdd_status_pio_s1_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {qsfpdd_status_pio_s1_cmd_width_adapter.src/qsfpdd_status_pio_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_011.src} {sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_011.src/sys_ctrl_pio_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sys_ctrl_pio_0_s1_cmd_width_adapter.src} {sys_ctrl_pio_0_s1_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sys_ctrl_pio_0_s1_cmd_width_adapter.src/sys_ctrl_pio_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {async_fifo.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src2/async_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src2/async_fifo.in} {qsys_mm.command};add_connection {cmd_demux.src3} {async_fifo_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src3/async_fifo_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src3/async_fifo_001.in} {qsys_mm.command};add_connection {cmd_demux.src6} {async_fifo_002.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src6/async_fifo_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src6/async_fifo_002.in} {qsys_mm.command};add_connection {cmd_demux_001.src2} {async_fifo_003.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src2/async_fifo_003.in} {qsys_mm.command};add_connection {cmd_demux_001.src3} {async_fifo_004.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src3/async_fifo_004.in} {qsys_mm.command};add_connection {cmd_demux_001.src6} {async_fifo_005.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src6/async_fifo_005.in} {qsys_mm.command};add_connection {rsp_demux_003.src0} {async_fifo_006.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src0/async_fifo_006.in} {qsys_mm.response};add_connection {rsp_demux_003.src1} {async_fifo_007.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src1/async_fifo_007.in} {qsys_mm.response};add_connection {rsp_demux_004.src0} {async_fifo_008.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src0/async_fifo_008.in} {qsys_mm.response};add_connection {rsp_demux_004.src1} {async_fifo_009.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src1/async_fifo_009.in} {qsys_mm.response};add_connection {rsp_demux_007.src0} {async_fifo_010.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_007.src0/async_fifo_010.in} {qsys_mm.response};add_connection {rsp_demux_007.src1} {async_fifo_011.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_007.src1/async_fifo_011.in} {qsys_mm.response};add_connection {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {hssi_ss_1_axi4_lite_interface_agent.write_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline.source0/hssi_ss_1_axi4_lite_interface_agent.write_cp} {qsys_mm.command};add_connection {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.source0/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {hssi_ss_1_axi4_lite_interface_agent.read_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_001.source0/hssi_ss_1_axi4_lite_interface_agent.read_cp} {qsys_mm.command};add_connection {hssi_ss_1_axi4_lite_interface_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hssi_ss_1_axi4_lite_interface_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_003.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_002.source0/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_002.source0/router_003.sink} {qsys_mm.response};add_connection {hssi_ss_1_axi4_lite_interface_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hssi_ss_1_axi4_lite_interface_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_dma_subsys_port8_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {dma_subsys_dma_subsys_port8_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_004.source0/dma_subsys_dma_subsys_port8_csr_agent.cp} {qsys_mm.command};add_connection {dma_subsys_dma_subsys_port8_csr_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_dma_subsys_port8_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_006.source0/dfd_subsystem_ed_synth_h2f_bridge_s0_agent.cp} {qsys_mm.command};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_006.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_007.source0/router_006.sink} {qsys_mm.response};add_connection {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {phipps_peak_0_h2f_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_008.source0/phipps_peak_0_h2f_bridge_s0_agent.cp} {qsys_mm.command};add_connection {phipps_peak_0_h2f_bridge_s0_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_h2f_bridge_s0_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_007.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_009.source0/router_007.sink} {qsys_mm.response};add_connection {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0} {agent_pipeline_010.sink0} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_master_tod_top_0_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.command};add_connection {agent_pipeline_010.source0} {tod_subsys_0_master_tod_top_0_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_010.source0/tod_subsys_0_master_tod_top_0_csr_agent.cp} {qsys_mm.command};add_connection {tod_subsys_0_master_tod_top_0_csr_agent.rp} {agent_pipeline_011.sink0} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_master_tod_top_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_008.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_011.source0/router_008.sink} {qsys_mm.response};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0} {agent_pipeline_012.sink0} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_012.source0/tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.cp} {qsys_mm.command};add_connection {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp} {agent_pipeline_013.sink0} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.response};add_connection {agent_pipeline_013.source0} {router_009.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_013.source0/router_009.sink} {qsys_mm.response};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0} {agent_pipeline_014.sink0} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.command};add_connection {agent_pipeline_014.source0} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_014.source0/phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.cp} {qsys_mm.command};add_connection {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp} {agent_pipeline_015.sink0} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_010.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_015.source0/router_010.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_015.source0/router_010.sink} {qsys_mm.response};add_connection {ftile_debug_status_pio_0_s1_burst_adapter.source0} {agent_pipeline_016.sink0} {avalon_streaming};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ftile_debug_status_pio_0_s1_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.command};add_connection {agent_pipeline_016.source0} {ftile_debug_status_pio_0_s1_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_016.source0/ftile_debug_status_pio_0_s1_agent.cp} {qsys_mm.command};add_connection {ftile_debug_status_pio_0_s1_agent.rp} {agent_pipeline_017.sink0} {avalon_streaming};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ftile_debug_status_pio_0_s1_agent.rp/agent_pipeline_017.sink0} {qsys_mm.response};add_connection {agent_pipeline_017.source0} {router_011.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_017.source0/router_011.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_017.source0/router_011.sink} {qsys_mm.response};add_connection {ocm_s1_burst_adapter.source0} {agent_pipeline_018.sink0} {avalon_streaming};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_s1_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.command};add_connection {agent_pipeline_018.source0} {ocm_s1_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_018.source0/ocm_s1_agent.cp} {qsys_mm.command};add_connection {ocm_s1_agent.rp} {agent_pipeline_019.sink0} {avalon_streaming};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_s1_agent.rp/agent_pipeline_019.sink0} {qsys_mm.response};add_connection {agent_pipeline_019.source0} {router_012.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_019.source0/router_012.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_019.source0/router_012.sink} {qsys_mm.response};add_connection {qsfpdd_status_pio_s1_burst_adapter.source0} {agent_pipeline_020.sink0} {avalon_streaming};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {qsfpdd_status_pio_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.command};add_connection {agent_pipeline_020.source0} {qsfpdd_status_pio_s1_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_020.source0/qsfpdd_status_pio_s1_agent.cp} {qsys_mm.command};add_connection {qsfpdd_status_pio_s1_agent.rp} {agent_pipeline_021.sink0} {avalon_streaming};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {qsfpdd_status_pio_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.response};add_connection {agent_pipeline_021.source0} {router_013.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_021.source0/router_013.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_021.source0/router_013.sink} {qsys_mm.response};add_connection {sys_ctrl_pio_0_s1_burst_adapter.source0} {agent_pipeline_022.sink0} {avalon_streaming};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sys_ctrl_pio_0_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.command};add_connection {agent_pipeline_022.source0} {sys_ctrl_pio_0_s1_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_022.source0/sys_ctrl_pio_0_s1_agent.cp} {qsys_mm.command};add_connection {sys_ctrl_pio_0_s1_agent.rp} {agent_pipeline_023.sink0} {avalon_streaming};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sys_ctrl_pio_0_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.response};add_connection {agent_pipeline_023.source0} {router_014.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_023.source0/router_014.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_023.source0/router_014.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {async_fifo.out} {mux_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {async_fifo_003.out} {mux_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_003.out/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_003.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_003.sink1} {qsys_mm.command};add_connection {async_fifo_001.out} {mux_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_001.out/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {async_fifo_004.out} {mux_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_004.out/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_004.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux.src4} {mux_pipeline_008.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {mux_pipeline_009.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_005.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux.src5} {mux_pipeline_010.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_006.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {mux_pipeline_011.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_006.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {async_fifo_002.out} {mux_pipeline_012.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_007.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {async_fifo_005.out} {mux_pipeline_013.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.command};add_connection {mux_pipeline_013.source0} {cmd_mux_007.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_013.source0/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux.src7} {mux_pipeline_014.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.command};add_connection {mux_pipeline_014.source0} {cmd_mux_008.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_014.source0/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {mux_pipeline_015.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.command};add_connection {mux_pipeline_015.source0} {cmd_mux_008.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_015.source0/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux.src8} {mux_pipeline_016.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src8/mux_pipeline_016.sink0} {qsys_mm.command};add_connection {mux_pipeline_016.source0} {cmd_mux_009.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_016.source0/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {mux_pipeline_017.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src8/mux_pipeline_017.sink0} {qsys_mm.command};add_connection {mux_pipeline_017.source0} {cmd_mux_009.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_017.source0/cmd_mux_009.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {mux_pipeline_018.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.command};add_connection {mux_pipeline_018.source0} {cmd_mux_009.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_018.source0/cmd_mux_009.sink2} {qsys_mm.command};add_connection {cmd_demux.src9} {mux_pipeline_019.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src9/mux_pipeline_019.sink0} {qsys_mm.command};add_connection {mux_pipeline_019.source0} {cmd_mux_010.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_019.source0/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {mux_pipeline_020.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src9/mux_pipeline_020.sink0} {qsys_mm.command};add_connection {mux_pipeline_020.source0} {cmd_mux_010.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_020.source0/cmd_mux_010.sink1} {qsys_mm.command};add_connection {cmd_demux.src10} {mux_pipeline_021.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src10/mux_pipeline_021.sink0} {qsys_mm.command};add_connection {mux_pipeline_021.source0} {cmd_mux_011.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_021.source0/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src10} {mux_pipeline_022.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src10/mux_pipeline_022.sink0} {qsys_mm.command};add_connection {mux_pipeline_022.source0} {cmd_mux_011.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_022.source0/cmd_mux_011.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_023.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_023.sink0} {qsys_mm.response};add_connection {mux_pipeline_023.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_023.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_024.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.response};add_connection {mux_pipeline_024.source0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_024.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {async_fifo_006.out} {mux_pipeline_025.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_006.out/mux_pipeline_025.sink0} {qsys_mm.response};add_connection {mux_pipeline_025.source0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_025.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {async_fifo_008.out} {mux_pipeline_026.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_008.out/mux_pipeline_026.sink0} {qsys_mm.response};add_connection {mux_pipeline_026.source0} {rsp_mux.sink3} {avalon_streaming};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_026.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_027.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.response};add_connection {mux_pipeline_027.source0} {rsp_mux.sink4} {avalon_streaming};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_027.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mux_pipeline_028.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.response};add_connection {mux_pipeline_028.source0} {rsp_mux.sink5} {avalon_streaming};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_028.source0/rsp_mux.sink5} {qsys_mm.response};add_connection {async_fifo_010.out} {mux_pipeline_029.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_010.out/mux_pipeline_029.sink0} {qsys_mm.response};add_connection {mux_pipeline_029.source0} {rsp_mux.sink6} {avalon_streaming};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_029.source0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_008.src0} {mux_pipeline_030.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.response};add_connection {mux_pipeline_030.source0} {rsp_mux.sink7} {avalon_streaming};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_030.source0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_009.src0} {mux_pipeline_031.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.response};add_connection {mux_pipeline_031.source0} {rsp_mux.sink8} {avalon_streaming};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_031.source0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_010.src0} {mux_pipeline_032.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.response};add_connection {mux_pipeline_032.source0} {rsp_mux.sink9} {avalon_streaming};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_032.source0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_011.src0} {mux_pipeline_033.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.response};add_connection {mux_pipeline_033.source0} {rsp_mux.sink10} {avalon_streaming};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_033.source0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_034.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_034.sink0} {qsys_mm.response};add_connection {mux_pipeline_034.source0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_034.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src1} {mux_pipeline_035.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src1/mux_pipeline_035.sink0} {qsys_mm.response};add_connection {mux_pipeline_035.source0} {rsp_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_035.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {async_fifo_007.out} {mux_pipeline_036.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_007.out/mux_pipeline_036.sink0} {qsys_mm.response};add_connection {mux_pipeline_036.source0} {rsp_mux_001.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_036.source0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {async_fifo_009.out} {mux_pipeline_037.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_009.out/mux_pipeline_037.sink0} {qsys_mm.response};add_connection {mux_pipeline_037.source0} {rsp_mux_001.sink3} {avalon_streaming};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_037.source0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_005.src1} {mux_pipeline_038.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_005.src1/mux_pipeline_038.sink0} {qsys_mm.response};add_connection {mux_pipeline_038.source0} {rsp_mux_001.sink4} {avalon_streaming};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_038.source0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_006.src1} {mux_pipeline_039.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_006.src1/mux_pipeline_039.sink0} {qsys_mm.response};add_connection {mux_pipeline_039.source0} {rsp_mux_001.sink5} {avalon_streaming};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_039.source0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {async_fifo_011.out} {mux_pipeline_040.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_011.out/mux_pipeline_040.sink0} {qsys_mm.response};add_connection {mux_pipeline_040.source0} {rsp_mux_001.sink6} {avalon_streaming};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_040.source0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_008.src1} {mux_pipeline_041.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_008.src1/mux_pipeline_041.sink0} {qsys_mm.response};add_connection {mux_pipeline_041.source0} {rsp_mux_001.sink7} {avalon_streaming};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_041.source0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_009.src1} {mux_pipeline_042.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_009.src1/mux_pipeline_042.sink0} {qsys_mm.response};add_connection {mux_pipeline_042.source0} {rsp_mux_001.sink8} {avalon_streaming};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_042.source0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_010.src1} {mux_pipeline_043.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_010.src1/mux_pipeline_043.sink0} {qsys_mm.response};add_connection {mux_pipeline_043.source0} {rsp_mux_001.sink9} {avalon_streaming};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_043.source0/rsp_mux_001.sink9} {qsys_mm.response};add_connection {rsp_demux_011.src1} {mux_pipeline_044.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_011.src1/mux_pipeline_044.sink0} {qsys_mm.response};add_connection {mux_pipeline_044.source0} {rsp_mux_001.sink10} {avalon_streaming};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_044.source0/rsp_mux_001.sink10} {qsys_mm.response};add_connection {rsp_demux_009.src2} {mux_pipeline_045.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_009.src2/mux_pipeline_045.sink0} {qsys_mm.response};add_connection {mux_pipeline_045.source0} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_045.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {router_002.src} {pipeline.sink0} {avalon_streaming};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/pipeline.sink0} {qsys_mm.command};add_connection {pipeline.source0} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {pipeline.source0/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {pipeline.source0/cmd_demux_002.sink} {qsys_mm.command};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {ftile_debug_status_pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {ftile_debug_status_pio_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {ocm_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {ocm_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {qsfpdd_status_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {qsfpdd_status_pio_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {sys_ctrl_pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {sys_ctrl_pio_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_004.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_005.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_006.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_007.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_008.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_009.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_010.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {async_fifo_011.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_016.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_017.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_018.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_019.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_020.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_021.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_022.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {agent_pipeline_023.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_026.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_027.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_028.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_029.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_030.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_031.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_032.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_033.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_034.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_035.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_036.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_037.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_038.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_039.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_040.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_041.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_042.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_043.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_044.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {mux_pipeline_045.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.out_reset} {pipeline.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_agilex_hps_h2f_axi_master_translator.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_m0_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {dma_subsys_dma_subsys_port8_csr_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_master_tod_top_0_csr_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {ftile_debug_status_pio_0_s1_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {ocm_s1_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {qsfpdd_status_pio_s1_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {sys_ctrl_pio_0_s1_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_agilex_hps_h2f_axi_master_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_m0_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hssi_ss_1_axi4_lite_interface_agent.reset_sink} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {dma_subsys_dma_subsys_port8_csr_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_master_tod_top_0_csr_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {ftile_debug_status_pio_0_s1_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {ocm_s1_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {qsfpdd_status_pio_s1_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {sys_ctrl_pio_0_s1_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {dma_subsys_dma_subsys_port8_csr_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_master_tod_top_0_csr_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {ftile_debug_status_pio_0_s1_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {ocm_s1_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {qsfpdd_status_pio_s1_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {sys_ctrl_pio_0_s1_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {ftile_debug_status_pio_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {qsfpdd_status_pio_s1_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {sys_ctrl_pio_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {ftile_debug_status_pio_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {qsfpdd_status_pio_s1_cmd_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {sys_ctrl_pio_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_004.out_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_005.out_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_006.in_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_007.in_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_008.in_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_009.in_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_010.in_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {async_fifo_011.in_clk_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {dfd_subsystem_reset_csr_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {dfd_subsystem_ed_synth_h2f_bridge_s0_translator.reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_bridge_s0_translator.reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_bridge_s0_agent.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.cr0_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_bridge_s0_burst_adapter.cr0_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.cr0_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.clk_reset} {reset};add_connection {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.clk_reset} {reset};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_axi_master_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_m0_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_dma_subsys_port8_csr_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_master_tod_top_0_csr_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ftile_debug_status_pio_0_s1_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {qsfpdd_status_pio_s1_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_ctrl_pio_0_s1_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_axi_master_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_m0_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hssi_ss_1_axi4_lite_interface_agent.clock_sink} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_dma_subsys_port8_csr_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_master_tod_top_0_csr_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ftile_debug_status_pio_0_s1_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ftile_debug_status_pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ftile_debug_status_pio_0_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {qsfpdd_status_pio_s1_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {qsfpdd_status_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {qsfpdd_status_pio_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_ctrl_pio_0_s1_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_ctrl_pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_ctrl_pio_0_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hssi_ss_1_axi4_lite_interface_wr_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hssi_ss_1_axi4_lite_interface_rd_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_dma_subsys_port8_csr_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_master_tod_top_0_csr_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ftile_debug_status_pio_0_s1_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ocm_s1_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {qsfpdd_status_pio_s1_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_ctrl_pio_0_s1_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_dma_subsys_port8_csr_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ftile_debug_status_pio_0_s1_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {qsfpdd_status_pio_s1_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_ctrl_pio_0_s1_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_dma_subsys_port8_csr_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {ftile_debug_status_pio_0_s1_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {qsfpdd_status_pio_s1_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_ctrl_pio_0_s1_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_004.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_005.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_006.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_007.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_008.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_009.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_010.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_011.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_016.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_017.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_018.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_019.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_020.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_021.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_022.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_023.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_026.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_027.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_028.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_029.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_030.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_031.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_032.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_033.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_034.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_035.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_036.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_037.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_038.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_039.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_040.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_041.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_042.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_043.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_044.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_045.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {pipeline.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_reset_reset_bridge.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_ed_synth_h2f_bridge_s0_translator.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_bridge_s0_translator.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_bridge_s0_agent.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_bridge_s0_burst_adapter.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_bridge_s0_rsp_width_adapter.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_bridge_s0_cmd_width_adapter.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_004.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_005.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_006.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_007.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_008.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_009.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_010.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_011.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_reset_csr_reset_bridge.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.clk} {clock};add_interface {hps_sub_sys_agilex_hps_h2f_axi_master} {axi4} {slave};set_interface_property {hps_sub_sys_agilex_hps_h2f_axi_master} {EXPORT_OF} {hps_sub_sys_agilex_hps_h2f_axi_master_translator.s0};add_interface {jtg_mst_fpga_m2ocm_pb_m0} {avalon} {slave};set_interface_property {jtg_mst_fpga_m2ocm_pb_m0} {EXPORT_OF} {jtg_mst_fpga_m2ocm_pb_m0_translator.avalon_anti_master_0};add_interface {dma_subsys_dma_subsys_port8_csr} {avalon} {master};set_interface_property {dma_subsys_dma_subsys_port8_csr} {EXPORT_OF} {dma_subsys_dma_subsys_port8_csr_translator.avalon_anti_slave_0};add_interface {dfd_subsystem_ed_synth_h2f_bridge_s0} {avalon} {master};set_interface_property {dfd_subsystem_ed_synth_h2f_bridge_s0} {EXPORT_OF} {dfd_subsystem_ed_synth_h2f_bridge_s0_translator.avalon_anti_slave_0};add_interface {phipps_peak_0_h2f_bridge_s0} {avalon} {master};set_interface_property {phipps_peak_0_h2f_bridge_s0} {EXPORT_OF} {phipps_peak_0_h2f_bridge_s0_translator.avalon_anti_slave_0};add_interface {tod_subsys_0_master_tod_top_0_csr} {avalon} {master};set_interface_property {tod_subsys_0_master_tod_top_0_csr} {EXPORT_OF} {tod_subsys_0_master_tod_top_0_csr_translator.avalon_anti_slave_0};add_interface {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr} {avalon} {master};set_interface_property {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr} {EXPORT_OF} {tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator.avalon_anti_slave_0};add_interface {phipps_peak_0_pwr_mtr_h2f_bridge_s0} {avalon} {master};set_interface_property {phipps_peak_0_pwr_mtr_h2f_bridge_s0} {EXPORT_OF} {phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator.avalon_anti_slave_0};add_interface {ftile_debug_status_pio_0_s1} {avalon} {master};set_interface_property {ftile_debug_status_pio_0_s1} {EXPORT_OF} {ftile_debug_status_pio_0_s1_translator.avalon_anti_slave_0};add_interface {ocm_s1} {avalon} {master};set_interface_property {ocm_s1} {EXPORT_OF} {ocm_s1_translator.avalon_anti_slave_0};add_interface {qsfpdd_status_pio_s1} {avalon} {master};set_interface_property {qsfpdd_status_pio_s1} {EXPORT_OF} {qsfpdd_status_pio_s1_translator.avalon_anti_slave_0};add_interface {sys_ctrl_pio_0_s1} {avalon} {master};set_interface_property {sys_ctrl_pio_0_s1} {EXPORT_OF} {sys_ctrl_pio_0_s1_translator.avalon_anti_slave_0};add_interface {hssi_ss_1_axi4_lite_interface} {axi4lite} {master};set_interface_property {hssi_ss_1_axi4_lite_interface} {EXPORT_OF} {hssi_ss_1_axi4_lite_interface_agent.altera_axi_master};add_interface {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {hps_sub_sys_agilex_hps_h2f_axi_reset_reset_bridge.in_reset};add_interface {jtg_mst_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtg_mst_reset_reset_bridge_in_reset} {EXPORT_OF} {jtg_mst_reset_reset_bridge.in_reset};add_interface {dfd_subsystem_reset_csr_reset_bridge_in_reset} {reset} {slave};set_interface_property {dfd_subsystem_reset_csr_reset_bridge_in_reset} {EXPORT_OF} {dfd_subsystem_reset_csr_reset_bridge.in_reset};add_interface {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dfd_subsystem_ed_synth_h2f_bridge_s0_translator_reset_reset_bridge.in_reset};add_interface {sys_manager_clk_100_out_clk} {clock} {slave};set_interface_property {sys_manager_clk_100_out_clk} {EXPORT_OF} {sys_manager_clk_100_out_clk_clock_bridge.in_clk};add_interface {clk_ss_0_clk_csr_out_clk} {clock} {slave};set_interface_property {clk_ss_0_clk_csr_out_clk} {EXPORT_OF} {clk_ss_0_clk_csr_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dfd_subsystem.ed_synth_h2f_bridge_s0} {0};set_module_assignment {interconnect_id.dma_subsys.dma_subsys_port8_csr} {1};set_module_assignment {interconnect_id.ftile_debug_status_pio_0.s1} {2};set_module_assignment {interconnect_id.hps_sub_sys.agilex_hps_h2f_axi_master} {0};set_module_assignment {interconnect_id.hssi_ss_1.axi4_lite_interface} {3};set_module_assignment {interconnect_id.jtg_mst.fpga_m2ocm_pb_m0} {1};set_module_assignment {interconnect_id.ocm.s1} {4};set_module_assignment {interconnect_id.phipps_peak_0.h2f_bridge_s0} {5};set_module_assignment {interconnect_id.phipps_peak_0.pwr_mtr_h2f_bridge_s0} {6};set_module_assignment {interconnect_id.qsfpdd_status_pio.s1} {7};set_module_assignment {interconnect_id.sys_ctrl_pio_0.s1} {8};set_module_assignment {interconnect_id.tod_subsys_0.master_tod_top_0_csr} {9};set_module_assignment {interconnect_id.tod_subsys_0.mtod_subsys_pps_load_tod_0_csr} {10};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_r5k4dla.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_r5k4dla.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_r5k4dla"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_bjsop4q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jlmtrpi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2iiks5i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_c6hmciq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2krpvkq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4tz4ojq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_zyxlidq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_k6p7bai"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_jnftf5a"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_upvrmhq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_urji4ui"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_q73nwwa"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_qngpkpy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_657j3gi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_jefik3q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_cujxsei"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_hfxunra"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_esxprci"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_yvxizza"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_3u4kghq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_52c6ohy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_xs4pi3q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_ucmahuy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_d7wntna"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_64uwzyq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_2rtaj4q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_st_dc_fifo_1951_znub4mq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_p7znw2y">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {altera_merlin_axi_translator};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWID} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_BID} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARID} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RID} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {DATA_WIDTH} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USER_DATA_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_ADDR_WIDTH} {21};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_ADDR_WIDTH} {21};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_WUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_M0_RUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_WUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {REGENERATE_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator} {ROLE_BASED_USER} {0};add_instance {jtg_mst_fpga_m_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_READ} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_translator} {USE_OUTPUTENABLE} {0};add_instance {hps_sub_sys_acp_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_translator} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_lw_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator} {SYNC_RESET} {1};add_instance {dfd_subsystem_h2f_lw_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_translator} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_translator} {SYNC_RESET} {1};add_instance {sys_manager_sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_translator} {SYNC_RESET} {1};add_instance {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_READ} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m2ocm_pb_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_DATA_W} {128};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {UAV_DATA_W} {128};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_READ} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_translator} {SYNC_RESET} {1};add_instance {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ADDR_WIDTH} {21};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {SAI_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_CACHE_H} {122};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_CACHE_L} {119};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {99};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {99};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_H} {108};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_L} {109};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_H} {115};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_QOS_L} {102};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_QOS_H} {105};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_H} {100};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_L} {100};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DOMAIN_H} {135};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DOMAIN_L} {134};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_SNOOP_H} {133};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_SNOOP_L} {130};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BARRIER_H} {129};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_BARRIER_L} {128};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_WUNIQUE} {136};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_EOP_OOO} {143};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_SOP_OOO} {144};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_POISON_H} {137};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_POISON_L} {137};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DATACHK_H} {138};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_DATACHK_L} {138};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDRCHK_H} {141};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_ADDRCHK_L} {140};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_SAI_H} {142};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_SAI_L} {142};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_USER_DATA_H} {139};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {PKT_USER_DATA_L} {139};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ST_DATA_W} {152};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ID} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000044000&quot;
   end=&quot;0x00000000000046000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;periph_pb_cpu_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000041000&quot;
   end=&quot;0x00000000000041200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sys_manager_sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000042000&quot;
   end=&quot;0x00000000000042008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000050000&quot;
   end=&quot;0x00000000000050080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_WUNIQUE} {136};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DOMAIN_H} {135};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DOMAIN_L} {134};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SNOOP_H} {133};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SNOOP_L} {130};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BARRIER_H} {129};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BARRIER_L} {128};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_QOS_H} {105};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_QOS_L} {102};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATA_SIDEBAND_H} {100};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATA_SIDEBAND_L} {100};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDR_SIDEBAND_H} {99};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDR_SIDEBAND_L} {99};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_CACHE_H} {122};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_CACHE_L} {119};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_THREAD_ID_H} {115};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SRC_ID_H} {108};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DEST_ID_L} {109};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_POISON_H} {137};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_POISON_L} {137};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATACHK_H} {138};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_DATACHK_L} {138};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDRCHK_H} {141};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_ADDRCHK_L} {140};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SAI_H} {142};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SAI_L} {142};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_EOP_OOO} {143};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_SOP_OOO} {144};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_USER_DATA_H} {139};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {PKT_USER_DATA_L} {139};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ST_DATA_W} {152};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sys_manager_sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000042000&quot;
   end=&quot;0x00000000000042008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;periph_pb_cpu_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000041000&quot;
   end=&quot;0x00000000000041200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ID} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {BURSTWRAP_VALUE} {127};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_agent} {ROLE_BASED_USER} {0};add_instance {hps_sub_sys_acp_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_SRC_ID_H} {108};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_DEST_ID_L} {109};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_POISON_H} {137};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_POISON_L} {137};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_DATACHK_H} {138};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_DATACHK_L} {138};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_SAI_H} {142};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_SAI_L} {142};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_ADDRCHK_H} {141};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_ADDRCHK_L} {140};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_EOP_OOO} {143};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_SOP_OOO} {144};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_USER_DATA_H} {139};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_USER_DATA_L} {139};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {ST_DATA_W} {152};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {ID} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent} {ROLE_BASED_USER} {0};add_instance {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {153};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_lw_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_H} {108};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_L} {109};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_POISON_H} {137};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_POISON_L} {137};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_H} {138};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_L} {138};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_SAI_H} {142};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_SAI_L} {142};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_H} {141};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_L} {140};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_EOP_OOO} {143};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_SOP_OOO} {144};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_H} {139};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_L} {139};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {ST_DATA_W} {152};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {ID} {4};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {153};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {dfd_subsystem_h2f_lw_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_H} {108};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_L} {109};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_POISON_H} {137};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_POISON_L} {137};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_DATACHK_H} {138};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_DATACHK_L} {138};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_SAI_H} {142};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_SAI_L} {142};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_H} {141};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_L} {140};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_EOP_OOO} {143};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_SOP_OOO} {144};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_H} {139};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_L} {139};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {ST_DATA_W} {152};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {ID} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {153};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SRC_ID_H} {108};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DEST_ID_L} {109};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_POISON_H} {137};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_POISON_L} {137};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DATACHK_H} {138};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_DATACHK_L} {138};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SAI_H} {142};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SAI_L} {142};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ADDRCHK_H} {141};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_ADDRCHK_L} {140};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_EOP_OOO} {143};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SOP_OOO} {144};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_USER_DATA_H} {139};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_USER_DATA_L} {139};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ST_DATA_W} {152};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ID} {3};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent} {ROLE_BASED_USER} {0};add_instance {periph_pb_cpu_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {153};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {sys_manager_sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_SRC_ID_H} {108};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_DEST_ID_L} {109};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_POISON_H} {137};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_POISON_L} {137};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_DATACHK_H} {138};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_DATACHK_L} {138};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_SAI_H} {142};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_SAI_L} {142};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_ADDRCHK_H} {141};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_ADDRCHK_L} {140};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_EOP_OOO} {143};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_SOP_OOO} {144};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_USER_DATA_H} {139};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_USER_DATA_L} {139};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {ST_DATA_W} {152};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {ID} {5};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {SYNC_RESET} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent} {ROLE_BASED_USER} {0};add_instance {sys_manager_sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {153};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {sys_manager_sysid_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_SRC_ID_H} {108};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_DEST_ID_L} {109};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_POISON_H} {137};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_POISON_L} {137};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_DATACHK_H} {138};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_DATACHK_L} {138};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_SAI_H} {142};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_SAI_L} {142};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_ADDRCHK_H} {141};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_ADDRCHK_L} {140};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_EOP_OOO} {143};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_SOP_OOO} {144};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_USER_DATA_H} {139};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_USER_DATA_L} {139};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {ST_DATA_W} {152};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {ID} {6};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent} {ROLE_BASED_USER} {0};add_instance {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {153};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m2ocm_pb_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_ORI_BURST_SIZE_H} {235};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_ORI_BURST_SIZE_L} {233};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_RESPONSE_STATUS_H} {232};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_RESPONSE_STATUS_L} {231};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BURST_SIZE_H} {204};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BURST_SIZE_L} {202};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BEGIN_BURST} {209};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_PROTECTION_H} {226};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_PROTECTION_L} {224};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BURSTWRAP_H} {201};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_DATA_H} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_SRC_ID_H} {216};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_SRC_ID_L} {214};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_DEST_ID_L} {217};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_POISON_H} {245};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_POISON_L} {245};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_DATACHK_H} {246};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_DATACHK_L} {246};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_SAI_H} {250};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_SAI_L} {250};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_ADDRCHK_H} {249};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_ADDRCHK_L} {248};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_EOP_OOO} {251};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_SOP_OOO} {252};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_TRANS_SEQ_H} {259};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_TRANS_SEQ_L} {253};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_USER_DATA_H} {247};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_USER_DATA_L} {247};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {ST_DATA_W} {260};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(259:253) sop_ooo(252) eop_ooo(251) sai(250) addrchk(249:248) user_data(247) datachk(246) poison(245) wunique(244) domain(243:242) snoop(241:238) barrier(237:236) ori_burst_size(235:233) response_status(232:231) cache(230:227) protection(226:224) thread_id(223:220) dest_id(219:217) src_id(216:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {ID} {2};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent} {ROLE_BASED_USER} {0};add_instance {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {261};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 3 5 0 6 4 };set_instance_parameter_value {router} {CHANNEL_ID} {000001 001000 010000 000100 100000 000010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x41000 0x42000 0x44000 0x50000 0x100000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x41200 0x42008 0x46000 0x50080 0x200000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {152};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 3 5 0 6 4 };set_instance_parameter_value {router_001} {CHANNEL_ID} {000001 001000 010000 000100 100000 000010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both read both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x41000 0x42000 0x44000 0x50000 0x100000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8 0x41200 0x42008 0x46000 0x50080 0x200000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {152};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {2 3 5 };set_instance_parameter_value {router_002} {CHANNEL_ID} {100 001 010 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x41000 0x42000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 0x41200 0x42008 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {152};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {152};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {152};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {152};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {152};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {1};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {152};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {1};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {109};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {152};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_008} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_008} {SYNC_RESET} {1};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {175};set_instance_parameter_value {router_009} {PKT_ADDR_L} {144};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {226};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {224};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {217};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_009} {ST_DATA_W} {260};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {trans_seq(259:253) sop_ooo(252) eop_ooo(251) sai(250) addrchk(249:248) user_data(247) datachk(246) poison(245) wunique(244) domain(243:242) snoop(241:238) barrier(237:236) ori_burst_size(235:233) response_status(232:231) cache(230:227) protection(226:224) thread_id(223:220) dest_id(219:217) src_id(216:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_009} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_009} {SYNC_RESET} {1};add_instance {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_H} {111};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_L} {109};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_H} {108};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_L} {106};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_H} {115};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {ST_DATA_W} {152};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {REORDER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter} {ENABLE_OOO} {0};add_instance {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_H} {111};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_L} {109};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_H} {108};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_L} {106};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_H} {115};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {ST_DATA_W} {152};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {REORDER} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter} {ENABLE_OOO} {0};add_instance {jtg_mst_fpga_m_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_DEST_ID_H} {111};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_DEST_ID_L} {109};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_SRC_ID_H} {108};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_SRC_ID_L} {106};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_THREAD_ID_H} {115};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_TRANS_SEQ_H} {151};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PKT_TRANS_SEQ_L} {145};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {MAX_OUTSTANDING_RESPONSES} {19};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PIPELINED} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {ST_DATA_W} {152};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {REORDER} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {jtg_mst_fpga_m_master_limiter} {ENABLE_OOO} {0};add_instance {hps_sub_sys_acp_0_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {ST_DATA_W} {152};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {ST_DATA_W} {152};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter} {SYNC_RESET} {1};add_instance {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {ST_DATA_W} {152};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter} {SYNC_RESET} {1};add_instance {periph_pb_cpu_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {ST_DATA_W} {152};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {periph_pb_cpu_0_s0_burst_adapter} {SYNC_RESET} {1};add_instance {sys_manager_sysid_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {ST_DATA_W} {152};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {sys_manager_sysid_control_slave_burst_adapter} {SYNC_RESET} {1};add_instance {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {ST_DATA_W} {152};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BEGIN_BURST} {209};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURST_SIZE_H} {204};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURST_SIZE_L} {202};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURST_TYPE_H} {206};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURST_TYPE_L} {205};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURSTWRAP_H} {201};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {ST_DATA_W} {260};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {OUT_BURSTWRAP_H} {201};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(259:253) sop_ooo(252) eop_ooo(251) sai(250) addrchk(249:248) user_data(247) datachk(246) poison(245) wunique(244) domain(243:242) snoop(241:238) barrier(237:236) ori_burst_size(235:233) response_status(232:231) cache(230:227) protection(226:224) thread_id(223:220) dest_id(219:217) src_id(216:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {152};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {152};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {152};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_002} {PKT_EOP_OOO} {76};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_003} {PKT_EOP_OOO} {76};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_004} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_004} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_004} {PKT_EOP_OOO} {76};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_005} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_005} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_005} {PKT_EOP_OOO} {76};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_006} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_006} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_006} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_006} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {1};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {1};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {1};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_006} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {152};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {152};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {152};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_002} {PKT_EOP_OOO} {76};add_instance {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {201};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {195};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {204};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {202};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {232};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {231};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {206};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {205};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {233};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {235};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_ST_DATA_W} {260};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_EOP_OOO} {143};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_SOP_OOO} {144};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_ST_DATA_W} {152};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(259:253) sop_ooo(252) eop_ooo(251) sai(250) addrchk(249:248) user_data(247) datachk(246) poison(245) wunique(244) domain(243:242) snoop(241:238) barrier(237:236) ori_burst_size(235:233) response_status(232:231) cache(230:227) protection(226:224) thread_id(223:220) dest_id(219:217) src_id(216:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {93};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_ST_DATA_W} {152};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {204};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {202};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {232};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {231};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {206};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {205};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {233};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {235};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_EOP_OOO} {251};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_SOP_OOO} {252};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_ST_DATA_W} {260};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(259:253) sop_ooo(252) eop_ooo(251) sai(250) addrchk(249:248) user_data(247) datachk(246) poison(245) wunique(244) domain(243:242) snoop(241:238) barrier(237:236) ori_burst_size(235:233) response_status(232:231) cache(230:227) protection(226:224) thread_id(223:220) dest_id(219:217) src_id(216:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {async_fifo} {st_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo} {retiming_reg_en} {0};add_instance {async_fifo_001} {st_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_001} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_001} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_001} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_001} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_001} {retiming_reg_en} {0};add_instance {async_fifo_002} {st_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_002} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_002} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_002} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_002} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_002} {retiming_reg_en} {0};add_instance {async_fifo_003} {st_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_003} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_003} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_003} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_003} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_003} {retiming_reg_en} {0};add_instance {async_fifo_004} {st_dc_fifo};set_instance_parameter_value {async_fifo_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_004} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_004} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_004} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_004} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_004} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_004} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_004} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_004} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_004} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_004} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_004} {retiming_reg_en} {0};add_instance {async_fifo_005} {st_dc_fifo};set_instance_parameter_value {async_fifo_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_005} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_005} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_005} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_005} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_005} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_005} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_005} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_005} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_005} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_005} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_005} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_005} {retiming_reg_en} {0};add_instance {async_fifo_006} {st_dc_fifo};set_instance_parameter_value {async_fifo_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_006} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_006} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_006} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_006} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_006} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_006} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_006} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_006} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_006} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_006} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_006} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_006} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_006} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_006} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_006} {retiming_reg_en} {0};add_instance {async_fifo_007} {st_dc_fifo};set_instance_parameter_value {async_fifo_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_007} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_007} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_007} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_007} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_007} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_007} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_007} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_007} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_007} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_007} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_007} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_007} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_007} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_007} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_007} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_007} {retiming_reg_en} {0};add_instance {async_fifo_008} {st_dc_fifo};set_instance_parameter_value {async_fifo_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_008} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_008} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_008} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_008} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_008} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_008} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_008} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_008} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_008} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_008} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_008} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_008} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_008} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_008} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_008} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_008} {retiming_reg_en} {0};add_instance {async_fifo_009} {st_dc_fifo};set_instance_parameter_value {async_fifo_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_009} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_009} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_009} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_009} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_009} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_009} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_009} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_009} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_009} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_009} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_009} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_009} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_009} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_009} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_009} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_009} {retiming_reg_en} {0};add_instance {async_fifo_010} {st_dc_fifo};set_instance_parameter_value {async_fifo_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_010} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_010} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_010} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_010} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_010} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_010} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_010} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_010} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_010} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_010} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_010} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_010} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_010} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_010} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_010} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_010} {retiming_reg_en} {0};add_instance {async_fifo_011} {st_dc_fifo};set_instance_parameter_value {async_fifo_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_011} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {async_fifo_011} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_011} {CHANNEL_WIDTH} {7};set_instance_parameter_value {async_fifo_011} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_011} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_011} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_011} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_011} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_011} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_011} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_011} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_011} {BACKPRESSURE_DURING_RESET} {false};set_instance_parameter_value {async_fifo_011} {USE_SPACE_AVAIL_IF} {0};set_instance_parameter_value {async_fifo_011} {PIPELINE_POINTERS} {1};set_instance_parameter_value {async_fifo_011} {SYNC_RESET} {1};set_instance_parameter_value {async_fifo_011} {retiming_reg_en} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_002} {SYNC_RESET} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_003} {SYNC_RESET} {1};add_instance {limiter_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_004} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {limiter_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_004} {SYNC_RESET} {1};add_instance {limiter_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_005} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {limiter_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_005} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_005} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_006} {SYNC_RESET} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_007} {SYNC_RESET} {1};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_008} {SYNC_RESET} {1};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_009} {SYNC_RESET} {1};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_010} {SYNC_RESET} {1};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_011} {SYNC_RESET} {1};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {260};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_012} {SYNC_RESET} {1};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {260};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_013} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_014} {SYNC_RESET} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_015} {SYNC_RESET} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_016} {SYNC_RESET} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_017} {SYNC_RESET} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_018} {SYNC_RESET} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_019} {SYNC_RESET} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_020} {SYNC_RESET} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_021} {SYNC_RESET} {1};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_022} {SYNC_RESET} {1};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_023} {SYNC_RESET} {1};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_024} {SYNC_RESET} {1};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_025} {SYNC_RESET} {1};add_instance {mux_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_026} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_026} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_026} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_026} {SYNC_RESET} {1};add_instance {mux_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_027} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_027} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_027} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_027} {SYNC_RESET} {1};add_instance {mux_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_028} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_028} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_028} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_028} {SYNC_RESET} {1};add_instance {mux_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_029} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {mux_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_029} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_029} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_029} {SYNC_RESET} {1};add_instance {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge} {SYNC_RESET} {1};add_instance {jtg_mst_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNC_RESET} {1};add_instance {phipps_peak_0_csr_in_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {phipps_peak_0_csr_in_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {phipps_peak_0_csr_in_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {phipps_peak_0_csr_in_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {phipps_peak_0_csr_in_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {phipps_peak_0_csr_in_reset_reset_bridge} {SYNC_RESET} {1};add_instance {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {sys_manager_clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_manager_clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_manager_clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_ss_0_clk_csr_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_ss_0_clk_csr_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_ss_0_clk_csr_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {avalon};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.m0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtg_mst_fpga_m_master_translator.avalon_universal_master_0} {jtg_mst_fpga_m_master_agent.av} {avalon};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {domainAlias} {};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m_master_translator.avalon_universal_master_0/jtg_mst_fpga_m_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {hps_sub_sys_acp_0_csr_agent.m0} {hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.m0/hps_sub_sys_acp_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {hps_sub_sys_acp_0_csr_agent.rf_source} {hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rf_source/hps_sub_sys_acp_0_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out} {hps_sub_sys_acp_0_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rsp_fifo.out/hps_sub_sys_acp_0_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src} {hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rdata_fifo_src/hps_sub_sys_acp_0_csr_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out} {hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent_rdata_fifo.out/hps_sub_sys_acp_0_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_lw_bridge_s0_agent.m0} {phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.m0/phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source} {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_source/phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out} {phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src} {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out} {phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.out/phipps_peak_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_h2f_lw_bridge_s0_agent.m0} {dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.m0/dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source} {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_source/dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out} {dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src} {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_src/dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out} {dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.out/dfd_subsystem_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {periph_pb_cpu_0_s0_agent.m0} {periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.m0/periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {periph_pb_cpu_0_s0_agent.rf_source} {periph_pb_cpu_0_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rf_source/periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {periph_pb_cpu_0_s0_agent_rsp_fifo.out} {periph_pb_cpu_0_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rsp_fifo.out/periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {periph_pb_cpu_0_s0_agent.rdata_fifo_src} {periph_pb_cpu_0_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rdata_fifo_src/periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {periph_pb_cpu_0_s0_agent_rdata_fifo.out} {periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {periph_pb_cpu_0_s0_agent_rdata_fifo.out/periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_manager_sysid_control_slave_agent.m0} {sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.m0/sys_manager_sysid_control_slave_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_manager_sysid_control_slave_agent.rf_source} {sys_manager_sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rf_source/sys_manager_sysid_control_slave_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_manager_sysid_control_slave_agent_rsp_fifo.out} {sys_manager_sysid_control_slave_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rsp_fifo.out/sys_manager_sysid_control_slave_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_manager_sysid_control_slave_agent.rdata_fifo_src} {sys_manager_sysid_control_slave_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rdata_fifo_src/sys_manager_sysid_control_slave_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sys_manager_sysid_control_slave_agent_rdata_fifo.out} {sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_manager_sysid_control_slave_agent_rdata_fifo.out/sys_manager_sysid_control_slave_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.m0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_source/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.out/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtg_mst_fpga_m2ocm_pb_s0_agent.m0} {jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.m0/jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source} {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_source/jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out} {jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src} {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_src/jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out} {jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.out/jtg_mst_fpga_m2ocm_pb_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {jtg_mst_fpga_m_master_agent.cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtg_mst_fpga_m_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_006.src/rsp_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_007.src/rsp_demux_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_005.sink} {avalon_streaming};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_008.src/rsp_demux_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_008.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.response};add_connection {router_001.src} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_src/hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.response};add_connection {router_002.src} {jtg_mst_fpga_m_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/jtg_mst_fpga_m_master_limiter.cmd_sink} {qsys_mm.command};add_connection {jtg_mst_fpga_m_master_limiter.rsp_src} {jtg_mst_fpga_m_master_agent.rp} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtg_mst_fpga_m_master_limiter.rsp_src/jtg_mst_fpga_m_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {hps_sub_sys_acp_0_csr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/hps_sub_sys_acp_0_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {periph_pb_cpu_0_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_003.src/periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {sys_manager_sysid_control_slave_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_004.src/sys_manager_sysid_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_005.src} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_005.src/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {router_009.src} {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_009.src/jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_006.src/jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src} {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.src/jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {async_fifo.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/async_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/async_fifo.in} {qsys_mm.command};add_connection {cmd_demux.src2} {async_fifo_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src2/async_fifo_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src2/async_fifo_001.in} {qsys_mm.command};add_connection {cmd_demux.src5} {async_fifo_002.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src5/async_fifo_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src5/async_fifo_002.in} {qsys_mm.command};add_connection {cmd_demux_001.src1} {async_fifo_003.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src1/async_fifo_003.in} {qsys_mm.command};add_connection {cmd_demux_001.src2} {async_fifo_004.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src2/async_fifo_004.in} {qsys_mm.command};add_connection {cmd_demux_001.src5} {async_fifo_005.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src5/async_fifo_005.in} {qsys_mm.command};add_connection {rsp_demux_001.src0} {async_fifo_006.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/async_fifo_006.in} {qsys_mm.response};add_connection {rsp_demux_001.src1} {async_fifo_007.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src1/async_fifo_007.in} {qsys_mm.response};add_connection {rsp_demux_002.src0} {async_fifo_008.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/async_fifo_008.in} {qsys_mm.response};add_connection {rsp_demux_002.src1} {async_fifo_009.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src1/async_fifo_009.in} {qsys_mm.response};add_connection {rsp_demux_005.src0} {async_fifo_010.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_005.src0/async_fifo_010.in} {qsys_mm.response};add_connection {rsp_demux_005.src1} {async_fifo_011.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_005.src1/async_fifo_011.in} {qsys_mm.response};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_001.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_003.source0/hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {jtg_mst_fpga_m_master_limiter.cmd_src} {limiter_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtg_mst_fpga_m_master_limiter.cmd_src/limiter_pipeline_004.sink0} {qsys_mm.command};add_connection {limiter_pipeline_004.source0} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_004.source0/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {limiter_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/limiter_pipeline_005.sink0} {qsys_mm.response};add_connection {limiter_pipeline_005.source0} {jtg_mst_fpga_m_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_005.source0/jtg_mst_fpga_m_master_limiter.rsp_sink} {qsys_mm.response};add_connection {hps_sub_sys_acp_0_csr_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_acp_0_csr_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {hps_sub_sys_acp_0_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline.source0/hps_sub_sys_acp_0_csr_agent.cp} {qsys_mm.command};add_connection {hps_sub_sys_acp_0_csr_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_acp_0_csr_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_001.source0/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0} {agent_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_002.source0/phipps_peak_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.command};add_connection {phipps_peak_0_h2f_lw_bridge_s0_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {phipps_peak_0_h2f_lw_bridge_s0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_003.source0/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_004.source0/dfd_subsystem_h2f_lw_bridge_s0_agent.cp} {qsys_mm.command};add_connection {dfd_subsystem_h2f_lw_bridge_s0_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dfd_subsystem_h2f_lw_bridge_s0_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_005.source0/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {periph_pb_cpu_0_s0_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {periph_pb_cpu_0_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_006.source0/periph_pb_cpu_0_s0_agent.cp} {qsys_mm.command};add_connection {periph_pb_cpu_0_s0_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_006.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_007.source0/router_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_007.source0/router_006.sink} {qsys_mm.response};add_connection {sys_manager_sysid_control_slave_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sys_manager_sysid_control_slave_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {sys_manager_sysid_control_slave_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_008.source0/sys_manager_sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {sys_manager_sysid_control_slave_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sys_manager_sysid_control_slave_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_007.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_009.source0/router_007.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_009.source0/router_007.sink} {qsys_mm.response};add_connection {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0} {agent_pipeline_010.sink0} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.command};add_connection {agent_pipeline_010.source0} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_010.source0/tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.cp} {qsys_mm.command};add_connection {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp} {agent_pipeline_011.sink0} {avalon_streaming};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_008.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_011.source0/router_008.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_011.source0/router_008.sink} {qsys_mm.response};add_connection {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0} {agent_pipeline_012.sink0} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_012.source0/jtg_mst_fpga_m2ocm_pb_s0_agent.cp} {qsys_mm.command};add_connection {jtg_mst_fpga_m2ocm_pb_s0_agent.rp} {agent_pipeline_013.sink0} {avalon_streaming};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtg_mst_fpga_m2ocm_pb_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.response};add_connection {agent_pipeline_013.source0} {router_009.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_013.source0/router_009.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_013.source0/router_009.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {async_fifo.out} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo.out/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {async_fifo_003.out} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_003.out/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {async_fifo_001.out} {mux_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_001.out/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {async_fifo_004.out} {mux_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_004.out/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {mux_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_003.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {mux_pipeline_008.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_003.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_003.sink2} {qsys_mm.command};add_connection {cmd_demux.src4} {mux_pipeline_009.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src4/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {mux_pipeline_010.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src4/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_004.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {mux_pipeline_011.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_004.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_004.sink2} {qsys_mm.command};add_connection {async_fifo_002.out} {mux_pipeline_012.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_002.out/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {async_fifo_005.out} {mux_pipeline_013.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_005.out/mux_pipeline_013.sink0} {qsys_mm.command};add_connection {mux_pipeline_013.source0} {cmd_mux_005.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_013.source0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src2} {mux_pipeline_014.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src2/mux_pipeline_014.sink0} {qsys_mm.command};add_connection {mux_pipeline_014.source0} {cmd_mux_006.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_014.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_015.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_015.sink0} {qsys_mm.response};add_connection {mux_pipeline_015.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_015.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {async_fifo_006.out} {mux_pipeline_016.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_006.out/mux_pipeline_016.sink0} {qsys_mm.response};add_connection {mux_pipeline_016.source0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_016.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {async_fifo_008.out} {mux_pipeline_017.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_008.out/mux_pipeline_017.sink0} {qsys_mm.response};add_connection {mux_pipeline_017.source0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_017.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_018.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_018.sink0} {qsys_mm.response};add_connection {mux_pipeline_018.source0} {rsp_mux.sink3} {avalon_streaming};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_018.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_019.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_019.sink0} {qsys_mm.response};add_connection {mux_pipeline_019.source0} {rsp_mux.sink4} {avalon_streaming};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_019.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {async_fifo_010.out} {mux_pipeline_020.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_010.out/mux_pipeline_020.sink0} {qsys_mm.response};add_connection {mux_pipeline_020.source0} {rsp_mux.sink5} {avalon_streaming};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_020.source0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_021.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_021.sink0} {qsys_mm.response};add_connection {mux_pipeline_021.source0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_021.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {async_fifo_007.out} {mux_pipeline_022.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_007.out/mux_pipeline_022.sink0} {qsys_mm.response};add_connection {mux_pipeline_022.source0} {rsp_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_022.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {async_fifo_009.out} {mux_pipeline_023.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_009.out/mux_pipeline_023.sink0} {qsys_mm.response};add_connection {mux_pipeline_023.source0} {rsp_mux_001.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_023.source0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src1} {mux_pipeline_024.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src1/mux_pipeline_024.sink0} {qsys_mm.response};add_connection {mux_pipeline_024.source0} {rsp_mux_001.sink3} {avalon_streaming};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_024.source0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src1} {mux_pipeline_025.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src1/mux_pipeline_025.sink0} {qsys_mm.response};add_connection {mux_pipeline_025.source0} {rsp_mux_001.sink4} {avalon_streaming};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_025.source0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {async_fifo_011.out} {mux_pipeline_026.sink0} {avalon_streaming};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {async_fifo_011.out/mux_pipeline_026.sink0} {qsys_mm.response};add_connection {mux_pipeline_026.source0} {rsp_mux_001.sink5} {avalon_streaming};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_026.source0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_003.src2} {mux_pipeline_027.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src2/mux_pipeline_027.sink0} {qsys_mm.response};add_connection {mux_pipeline_027.source0} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_027.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src2} {mux_pipeline_028.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src2/mux_pipeline_028.sink0} {qsys_mm.response};add_connection {mux_pipeline_028.source0} {rsp_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_028.source0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mux_pipeline_029.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_006.src0/mux_pipeline_029.sink0} {qsys_mm.response};add_connection {mux_pipeline_029.source0} {rsp_mux_002.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_029.source0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {hps_sub_sys_acp_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {hps_sub_sys_acp_0_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_manager_sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {sys_manager_sysid_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_004.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_005.in_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_006.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_007.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_008.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_009.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_010.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {async_fifo_011.out_clk_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_004.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_005.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_026.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_027.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_028.cr0_reset} {reset};add_connection {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_029.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m_master_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_acp_0_csr_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {sys_manager_sysid_control_slave_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_s0_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m_master_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_acp_0_csr_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {sys_manager_sysid_control_slave_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_s0_agent.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m_master_limiter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {hps_sub_sys_acp_0_csr_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {periph_pb_cpu_0_s0_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {sys_manager_sysid_control_slave_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.cr0_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.clk_reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_004.out_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_005.out_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_006.in_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_007.in_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_008.in_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_009.in_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_010.in_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {async_fifo_011.in_clk_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {phipps_peak_0_csr_in_reset_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_lw_bridge_s0_translator.reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {dfd_subsystem_h2f_lw_bridge_s0_translator.reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_lw_bridge_s0_agent.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {dfd_subsystem_h2f_lw_bridge_s0_agent.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.cr0_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.cr0_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.cr0_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m_master_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_acp_0_csr_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_manager_sysid_control_slave_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_s0_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m_master_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_acp_0_csr_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_acp_0_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_acp_0_csr_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_manager_sysid_control_slave_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_manager_sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_manager_sysid_control_slave_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_s0_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m_master_limiter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_acp_0_csr_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {periph_pb_cpu_0_s0_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {sys_manager_sysid_control_slave_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_004.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_005.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_006.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_007.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_008.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_009.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_010.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {async_fifo_011.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_004.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_005.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_026.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_027.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_028.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_029.cr0} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_reset_reset_bridge.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_lw_bridge_s0_translator.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_h2f_lw_bridge_s0_translator.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_lw_bridge_s0_agent.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_h2f_lw_bridge_s0_agent.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_004.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_005.out_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_006.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_007.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_008.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_009.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_010.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {async_fifo_011.in_clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_csr_in_reset_reset_bridge.clk} {clock};add_connection {clk_ss_0_clk_csr_out_clk_clock_bridge.out_clk} {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.clk} {clock};add_interface {hps_sub_sys_agilex_hps_h2f_lw_axi_master} {axi4} {slave};set_interface_property {hps_sub_sys_agilex_hps_h2f_lw_axi_master} {EXPORT_OF} {hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator.s0};add_interface {jtg_mst_fpga_m_master} {avalon} {slave};set_interface_property {jtg_mst_fpga_m_master} {EXPORT_OF} {jtg_mst_fpga_m_master_translator.avalon_anti_master_0};add_interface {hps_sub_sys_acp_0_csr} {avalon} {master};set_interface_property {hps_sub_sys_acp_0_csr} {EXPORT_OF} {hps_sub_sys_acp_0_csr_translator.avalon_anti_slave_0};add_interface {phipps_peak_0_h2f_lw_bridge_s0} {avalon} {master};set_interface_property {phipps_peak_0_h2f_lw_bridge_s0} {EXPORT_OF} {phipps_peak_0_h2f_lw_bridge_s0_translator.avalon_anti_slave_0};add_interface {dfd_subsystem_h2f_lw_bridge_s0} {avalon} {master};set_interface_property {dfd_subsystem_h2f_lw_bridge_s0} {EXPORT_OF} {dfd_subsystem_h2f_lw_bridge_s0_translator.avalon_anti_slave_0};add_interface {periph_pb_cpu_0_s0} {avalon} {master};set_interface_property {periph_pb_cpu_0_s0} {EXPORT_OF} {periph_pb_cpu_0_s0_translator.avalon_anti_slave_0};add_interface {sys_manager_sysid_control_slave} {avalon} {master};set_interface_property {sys_manager_sysid_control_slave} {EXPORT_OF} {sys_manager_sysid_control_slave_translator.avalon_anti_slave_0};add_interface {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr} {avalon} {master};set_interface_property {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr} {EXPORT_OF} {tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator.avalon_anti_slave_0};add_interface {jtg_mst_fpga_m2ocm_pb_s0} {avalon} {master};set_interface_property {jtg_mst_fpga_m2ocm_pb_s0} {EXPORT_OF} {jtg_mst_fpga_m2ocm_pb_s0_translator.avalon_anti_slave_0};add_interface {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge.in_reset};add_interface {jtg_mst_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtg_mst_reset_reset_bridge_in_reset} {EXPORT_OF} {jtg_mst_reset_reset_bridge.in_reset};add_interface {phipps_peak_0_csr_in_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {phipps_peak_0_csr_in_reset_reset_bridge_in_reset} {EXPORT_OF} {phipps_peak_0_csr_in_reset_reset_bridge.in_reset};add_interface {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge.in_reset};add_interface {sys_manager_clk_100_out_clk} {clock} {slave};set_interface_property {sys_manager_clk_100_out_clk} {EXPORT_OF} {sys_manager_clk_100_out_clk_clock_bridge.in_clk};add_interface {clk_ss_0_clk_csr_out_clk} {clock} {slave};set_interface_property {clk_ss_0_clk_csr_out_clk} {EXPORT_OF} {clk_ss_0_clk_csr_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dfd_subsystem.h2f_lw_bridge_s0} {0};set_module_assignment {interconnect_id.hps_sub_sys.acp_0_csr} {1};set_module_assignment {interconnect_id.hps_sub_sys.agilex_hps_h2f_lw_axi_master} {0};set_module_assignment {interconnect_id.jtg_mst.fpga_m2ocm_pb_s0} {2};set_module_assignment {interconnect_id.jtg_mst.fpga_m_master} {1};set_module_assignment {interconnect_id.periph.pb_cpu_0_s0} {3};set_module_assignment {interconnect_id.phipps_peak_0.h2f_lw_bridge_s0} {4};set_module_assignment {interconnect_id.sys_manager.sysid_control_slave} {5};set_module_assignment {interconnect_id.tod_subsys_0.tod_timestamp_96b_0_tod_timestamp_96b_csr} {6};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_p7znw2y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_p7znw2y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_p7znw2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4e37x2a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_puxbbyq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_66dumpq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_vey7nsa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_3ms6lpi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_fr476iy"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hrzximq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_fjqfusi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_wa3yvsy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_qntsrkq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_y7ooimq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_ayg7quy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_c3a5u6q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_f6766by"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_pnyefly"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_57y66oq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_jouup7a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_fxrhkyi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_st_dc_fifo_1951_znub4mq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_537ikya">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_subsys_dma_ss_master_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_ext_hps_m_master_expanded_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator} {USE_OUTPUTENABLE} {0};add_instance {hps_sub_sys_acp_0_s0_translator} {altera_merlin_axi_translator};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWID} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_AWREGION} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_AWQOS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_BID} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARID} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_ARREGION} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_ARQOS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_RID} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {DATA_WIDTH} {512};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USER_DATA_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_ADDR_WIDTH} {37};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_ADDR_WIDTH} {37};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_AWUSER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_ARUSER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {WRITE_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {READ_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {READ_DATA_REORDERING_DEPTH} {8};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_WUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_M0_RUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_WUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_RUSER_DATA} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {REGENERATE_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_translator} {ROLE_BASED_USER} {0};add_instance {dma_subsys_dma_ss_master_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_WUNIQUE} {680};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DOMAIN_H} {679};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DOMAIN_L} {678};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_SNOOP_H} {677};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_SNOOP_L} {674};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BARRIER_H} {673};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BARRIER_L} {672};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_QOS_H} {656};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_QOS_L} {653};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DATA_SIDEBAND_H} {651};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DATA_SIDEBAND_L} {651};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_ADDR_SIDEBAND_H} {650};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_ADDR_SIDEBAND_L} {650};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BURST_TYPE_H} {649};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BURST_TYPE_L} {648};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_CACHE_H} {666};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_CACHE_L} {663};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_THREAD_ID_H} {659};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_THREAD_ID_L} {659};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BURST_SIZE_H} {647};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BURST_SIZE_L} {645};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BEGIN_BURST} {652};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_PROTECTION_H} {662};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_PROTECTION_L} {660};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BURSTWRAP_H} {644};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BURSTWRAP_L} {634};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BYTE_CNT_H} {633};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_ADDR_H} {612};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_TRANS_POSTED} {614};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_TRANS_READ} {616};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_SRC_ID_H} {657};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_SRC_ID_L} {657};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DEST_ID_H} {658};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DEST_ID_L} {658};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_POISON_H} {681};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_POISON_L} {681};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DATACHK_H} {682};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_DATACHK_L} {682};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_ADDRCHK_H} {685};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_ADDRCHK_L} {684};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_SAI_H} {686};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_SAI_L} {686};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_EOP_OOO} {687};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_SOP_OOO} {688};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_TRANS_SEQ_H} {695};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_TRANS_SEQ_L} {689};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_USER_DATA_H} {683};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {PKT_USER_DATA_L} {683};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {ST_DATA_W} {696};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;hps_sub_sys_acp_0_s0_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000002000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {ID} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {BURSTWRAP_VALUE} {2047};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_ext_hps_m_master_expanded_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_WUNIQUE} {140};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DOMAIN_H} {139};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DOMAIN_L} {138};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_SNOOP_H} {137};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_SNOOP_L} {134};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BARRIER_H} {133};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BARRIER_L} {132};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_ORI_BURST_SIZE_H} {131};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_ORI_BURST_SIZE_L} {129};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_RESPONSE_STATUS_H} {128};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_RESPONSE_STATUS_L} {127};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_QOS_H} {116};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_QOS_L} {113};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DATA_SIDEBAND_H} {111};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DATA_SIDEBAND_L} {111};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_ADDR_SIDEBAND_H} {110};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_ADDR_SIDEBAND_L} {110};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BURST_TYPE_H} {109};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BURST_TYPE_L} {108};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_CACHE_H} {126};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_CACHE_L} {123};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_THREAD_ID_H} {119};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_THREAD_ID_L} {119};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BURST_SIZE_H} {107};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BURST_SIZE_L} {105};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_TRANS_EXCLUSIVE} {78};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_TRANS_LOCK} {77};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BEGIN_BURST} {112};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_PROTECTION_H} {122};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_PROTECTION_L} {120};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BURSTWRAP_H} {104};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BURSTWRAP_L} {94};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BYTE_CNT_H} {93};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BYTE_CNT_L} {79};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_ADDR_H} {72};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_TRANS_COMPRESSED_READ} {73};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_TRANS_POSTED} {74};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_TRANS_WRITE} {75};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_TRANS_READ} {76};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_SRC_ID_H} {117};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_SRC_ID_L} {117};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DEST_ID_H} {118};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DEST_ID_L} {118};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_POISON_H} {141};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_POISON_L} {141};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DATACHK_H} {142};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_DATACHK_L} {142};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_ADDRCHK_H} {145};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_ADDRCHK_L} {144};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_SAI_H} {146};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_SAI_L} {146};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_EOP_OOO} {147};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_SOP_OOO} {148};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_TRANS_SEQ_H} {155};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_TRANS_SEQ_L} {149};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_USER_DATA_H} {143};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {PKT_USER_DATA_L} {143};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {ST_DATA_W} {156};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(155:149) sop_ooo(148) eop_ooo(147) sai(146) addrchk(145:144) user_data(143) datachk(142) poison(141) wunique(140) domain(139:138) snoop(137:134) barrier(133:132) ori_burst_size(131:129) response_status(128:127) cache(126:123) protection(122:120) thread_id(119) dest_id(118) src_id(117) qos(116:113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:94) byte_cnt(93:79) trans_exclusive(78) trans_lock(77) trans_read(76) trans_write(75) trans_posted(74) trans_compressed_read(73) addr(72:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;hps_sub_sys_acp_0_s0_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000002000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {ID} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {BURSTWRAP_VALUE} {2047};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent} {ROLE_BASED_USER} {0};add_instance {hps_sub_sys_acp_0_s0_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_QOS_H} {656};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_QOS_L} {653};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_THREAD_ID_H} {659};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_THREAD_ID_L} {659};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BEGIN_BURST} {652};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_CACHE_H} {666};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_CACHE_L} {663};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DATA_SIDEBAND_H} {651};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DATA_SIDEBAND_L} {651};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_ADDR_SIDEBAND_H} {650};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_ADDR_SIDEBAND_L} {650};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BURST_TYPE_H} {649};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BURST_TYPE_L} {648};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_PROTECTION_H} {662};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_PROTECTION_L} {660};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BURST_SIZE_H} {647};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BURST_SIZE_L} {645};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BURSTWRAP_H} {644};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BURSTWRAP_L} {634};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BYTE_CNT_H} {633};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_ADDR_H} {612};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_TRANS_POSTED} {614};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_TRANS_READ} {616};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_SRC_ID_H} {657};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_SRC_ID_L} {657};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DEST_ID_H} {658};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DEST_ID_L} {658};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DOMAIN_L} {678};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DOMAIN_H} {679};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_SNOOP_L} {674};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_SNOOP_H} {677};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BARRIER_L} {672};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_BARRIER_H} {673};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_WUNIQUE} {680};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_EOP_OOO} {687};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_SOP_OOO} {688};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_POISON_H} {681};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_POISON_L} {681};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DATACHK_H} {682};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_DATACHK_L} {682};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_ADDRCHK_H} {685};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_ADDRCHK_L} {684};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_SAI_H} {686};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_SAI_L} {686};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_TRANS_SEQ_H} {695};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_TRANS_SEQ_L} {689};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_USER_DATA_H} {683};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PKT_USER_DATA_L} {683};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {SAI_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ST_DATA_W} {696};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ADDR_WIDTH} {37};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {RDATA_WIDTH} {512};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {WDATA_WIDTH} {512};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {AXI_SLAVE_ID_W} {4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {WRITE_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {READ_ACCEPTANCE_CAPABILITY} {8};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ID} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {USE_DATA_USER} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {ENABLE_OOO} {0};set_instance_parameter_value {hps_sub_sys_acp_0_s0_agent} {REORDER_BUFFER} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000000 0x2000000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {612};set_instance_parameter_value {router} {PKT_ADDR_L} {576};set_instance_parameter_value {router} {PKT_PROTECTION_H} {662};set_instance_parameter_value {router} {PKT_PROTECTION_L} {660};set_instance_parameter_value {router} {PKT_DEST_ID_H} {658};set_instance_parameter_value {router} {PKT_DEST_ID_L} {658};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {router} {PKT_TRANS_READ} {616};set_instance_parameter_value {router} {ST_DATA_W} {696};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000000 0x2000000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {72};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {122};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {120};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {118};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {118};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {75};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {76};set_instance_parameter_value {router_001} {ST_DATA_W} {156};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(155:149) sop_ooo(148) eop_ooo(147) sai(146) addrchk(145:144) user_data(143) datachk(142) poison(141) wunique(140) domain(139:138) snoop(137:134) barrier(133:132) ori_burst_size(131:129) response_status(128:127) cache(126:123) protection(122:120) thread_id(119) dest_id(118) src_id(117) qos(116:113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:94) byte_cnt(93:79) trans_exclusive(78) trans_lock(77) trans_read(76) trans_write(75) trans_posted(74) trans_compressed_read(73) addr(72:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {612};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {662};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {660};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {658};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {658};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {616};set_instance_parameter_value {router_002} {ST_DATA_W} {696};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {612};set_instance_parameter_value {router_003} {PKT_ADDR_L} {576};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {662};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {660};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {658};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {658};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {616};set_instance_parameter_value {router_003} {ST_DATA_W} {696};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {dma_subsys_dma_ss_master_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_DEST_ID_H} {658};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_DEST_ID_L} {658};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_SRC_ID_H} {657};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_SRC_ID_L} {657};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_BYTE_CNT_H} {633};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_TRANS_POSTED} {614};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_THREAD_ID_H} {659};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_THREAD_ID_L} {659};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_TRANS_SEQ_H} {695};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PKT_TRANS_SEQ_L} {689};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {17};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {ST_DATA_W} {696};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {SUPPORTS_POSTED_WRITES} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {REORDER} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_limiter} {ENABLE_OOO} {0};add_instance {dma_subsys_ext_hps_m_master_expanded_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_DEST_ID_H} {118};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_DEST_ID_L} {118};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_SRC_ID_H} {117};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_SRC_ID_L} {117};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_BYTE_CNT_H} {93};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_BYTE_CNT_L} {79};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_POSTED} {74};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_WRITE} {75};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_THREAD_ID_H} {119};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_THREAD_ID_L} {119};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_SEQ_H} {155};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_SEQ_L} {149};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {MAX_OUTSTANDING_RESPONSES} {21};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PIPELINED} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {ST_DATA_W} {156};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(155:149) sop_ooo(148) eop_ooo(147) sai(146) addrchk(145:144) user_data(143) datachk(142) poison(141) wunique(140) domain(139:138) snoop(137:134) barrier(133:132) ori_burst_size(131:129) response_status(128:127) cache(126:123) protection(122:120) thread_id(119) dest_id(118) src_id(117) qos(116:113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:94) byte_cnt(93:79) trans_exclusive(78) trans_lock(77) trans_read(76) trans_write(75) trans_posted(74) trans_compressed_read(73) addr(72:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {REORDER} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {696};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {696};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {696};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {696};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {696};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {696};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {696};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {696};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_ADDR_H} {72};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {93};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {79};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {73};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {75};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {104};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {94};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {107};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {105};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {128};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {127};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {78};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {109};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {108};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {129};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {131};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_ST_DATA_W} {156};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_ADDR_H} {612};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {633};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {647};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {645};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {649};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {648};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_EOP_OOO} {687};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_SOP_OOO} {688};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_ST_DATA_W} {696};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(155:149) sop_ooo(148) eop_ooo(147) sai(146) addrchk(145:144) user_data(143) datachk(142) poison(141) wunique(140) domain(139:138) snoop(137:134) barrier(133:132) ori_burst_size(131:129) response_status(128:127) cache(126:123) protection(122:120) thread_id(119) dest_id(118) src_id(117) qos(116:113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:94) byte_cnt(93:79) trans_exclusive(78) trans_lock(77) trans_read(76) trans_write(75) trans_posted(74) trans_compressed_read(73) addr(72:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter} {SYNC_RESET} {1};add_instance {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_ADDR_H} {612};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {633};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {615};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {644};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {634};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {647};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {645};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {649};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {648};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_ST_DATA_W} {696};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {72};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {93};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {79};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {73};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {107};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {105};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {128};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {127};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {78};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {109};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {108};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {129};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {131};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_EOP_OOO} {147};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_SOP_OOO} {148};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_ST_DATA_W} {156};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(155:149) sop_ooo(148) eop_ooo(147) sai(146) addrchk(145:144) user_data(143) datachk(142) poison(141) wunique(140) domain(139:138) snoop(137:134) barrier(133:132) ori_burst_size(131:129) response_status(128:127) cache(126:123) protection(122:120) thread_id(119) dest_id(118) src_id(117) qos(116:113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:94) byte_cnt(93:79) trans_exclusive(78) trans_lock(77) trans_read(76) trans_write(75) trans_posted(74) trans_compressed_read(73) addr(72:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter} {SYNC_RESET} {1};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {696};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {696};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {1};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {696};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {696};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {1};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {696};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {696};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {1};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {696};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {696};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {1};add_instance {dma_subsys_dma_rst_100_in_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_subsys_dma_rst_100_in_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_subsys_dma_rst_100_in_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_subsys_dma_rst_100_in_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_subsys_dma_rst_100_in_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_subsys_dma_rst_100_in_reset_reset_bridge} {SYNC_RESET} {1};add_instance {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {crosser_in_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {crosser_in_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {crosser_in_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {crosser_in_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {crosser_in_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {crosser_in_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {dma_subsys_acp_bridge_in_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {dma_subsys_acp_bridge_in_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {207519531};set_instance_parameter_value {dma_subsys_acp_bridge_in_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {sys_manager_clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_manager_clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_manager_clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0} {dma_subsys_dma_ss_master_m0_agent.av} {avalon};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_translator.avalon_universal_master_0/dma_subsys_dma_ss_master_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0} {dma_subsys_ext_hps_m_master_expanded_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {hps_sub_sys_acp_0_s0_agent.altera_axi_master} {hps_sub_sys_acp_0_s0_translator.s0} {avalon};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {defaultConnection} {false};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {domainAlias} {};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.altera_axi_master/hps_sub_sys_acp_0_s0_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {hps_sub_sys_acp_0_s0_agent.write_cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/hps_sub_sys_acp_0_s0_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {hps_sub_sys_acp_0_s0_agent.read_cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/hps_sub_sys_acp_0_s0_agent.read_cp} {qsys_mm.command};add_connection {dma_subsys_dma_ss_master_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_dma_ss_master_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {dma_subsys_ext_hps_m_master_expanded_master_agent.cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_ext_hps_m_master_expanded_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {hps_sub_sys_acp_0_s0_agent.write_rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_acp_0_s0_agent.write_rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {hps_sub_sys_acp_0_s0_agent.read_rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {hps_sub_sys_acp_0_s0_agent.read_rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/dma_subsys_dma_ss_master_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {dma_subsys_dma_ss_master_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_dma_ss_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/dma_subsys_dma_ss_master_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {dma_subsys_dma_ss_master_m0_limiter.rsp_src} {dma_subsys_dma_ss_master_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_dma_ss_master_m0_limiter.rsp_src/dma_subsys_dma_ss_master_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.command};add_connection {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src} {dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {avalon_streaming};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_src/dma_subsys_ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src} {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_ext_hps_m_master_expanded_master_limiter.cmd_src/dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src} {dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.src/dma_subsys_ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cmd_demux_001.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/crosser.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser.out/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser.out/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src1/crosser_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.command};add_connection {rsp_demux.src1} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/crosser_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_002.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src1/crosser_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink1} {qsys_mm.response};add_connection {dma_subsys_dma_ss_master_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_dma_ss_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_subsys_dma_rst_100_in_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {dma_subsys_dma_rst_100_in_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {dma_subsys_dma_rst_100_in_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {dma_subsys_dma_rst_100_in_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {dma_subsys_dma_ss_master_m0_translator.reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {hps_sub_sys_acp_0_s0_translator.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {dma_subsys_dma_ss_master_m0_agent.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {hps_sub_sys_acp_0_s0_agent.reset_sink} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {dma_subsys_dma_ss_master_m0_limiter.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {dma_subsys_ext_hps_m_master_expanded_master_translator.reset} {reset};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {dma_subsys_ext_hps_m_master_expanded_master_agent.clk_reset} {reset};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {dma_subsys_ext_hps_m_master_expanded_master_limiter.clk_reset} {reset};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.clk_reset} {reset};add_connection {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.clk_reset} {reset};add_connection {crosser_in_clk_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {crosser_in_clk_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {crosser_in_clk_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {crosser_in_clk_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {dma_subsys_dma_ss_master_m0_translator.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {hps_sub_sys_acp_0_s0_translator.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {dma_subsys_dma_ss_master_m0_agent.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {hps_sub_sys_acp_0_s0_agent.clock_sink} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {dma_subsys_dma_ss_master_m0_limiter.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {dma_subsys_dma_rst_100_in_reset_reset_bridge.clk} {clock};add_connection {dma_subsys_acp_bridge_in_clk_clock_bridge.out_clk} {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_ext_hps_m_master_expanded_master_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_ext_hps_m_master_expanded_master_agent.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_ext_hps_m_master_expanded_master_limiter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {crosser_in_clk_reset_reset_bridge.clk} {clock};add_interface {dma_subsys_dma_ss_master_m0} {avalon} {slave};set_interface_property {dma_subsys_dma_ss_master_m0} {EXPORT_OF} {dma_subsys_dma_ss_master_m0_translator.avalon_anti_master_0};add_interface {dma_subsys_ext_hps_m_master_expanded_master} {avalon} {slave};set_interface_property {dma_subsys_ext_hps_m_master_expanded_master} {EXPORT_OF} {dma_subsys_ext_hps_m_master_expanded_master_translator.avalon_anti_master_0};add_interface {hps_sub_sys_acp_0_s0} {axi4} {master};set_interface_property {hps_sub_sys_acp_0_s0} {EXPORT_OF} {hps_sub_sys_acp_0_s0_translator.m0};add_interface {dma_subsys_dma_rst_100_in_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_subsys_dma_rst_100_in_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_subsys_dma_rst_100_in_reset_reset_bridge.in_reset};add_interface {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge.in_reset};add_interface {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge.in_reset};add_interface {crosser_in_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {crosser_in_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {crosser_in_clk_reset_reset_bridge.in_reset};add_interface {dma_subsys_acp_bridge_in_clk} {clock} {slave};set_interface_property {dma_subsys_acp_bridge_in_clk} {EXPORT_OF} {dma_subsys_acp_bridge_in_clk_clock_bridge.in_clk};add_interface {sys_manager_clk_100_out_clk} {clock} {slave};set_interface_property {sys_manager_clk_100_out_clk} {EXPORT_OF} {sys_manager_clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_subsys.dma_ss_master_m0} {0};set_module_assignment {interconnect_id.dma_subsys.ext_hps_m_master_expanded_master} {1};set_module_assignment {interconnect_id.hps_sub_sys.acp_0_s0} {0};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_537ikya.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_537ikya.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_2" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_537ikya"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_7a3ltra"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_qcsuy2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_ag77fna"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_bdzuu2i"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_4vlon3q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vr43bja"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zoozktq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_33xal7i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_mgyhula"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_hs_clk_xer_1940_jv2gq6y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_j7dvj2y">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {jtg_mst_hps_m_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_READ} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {jtg_mst_hps_m_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_ext_hps_m_master_windowed_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_ext_hps_m_master_windowed_slave_translator} {SYNC_RESET} {1};add_instance {jtg_mst_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {jtg_mst_reset_reset_bridge} {SYNC_RESET} {1};add_instance {sys_manager_clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_manager_clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_manager_clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {jtg_mst_hps_m_master_translator.avalon_universal_master_0} {dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {TRUE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtg_mst_hps_m_master_translator.avalon_universal_master_0/dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtg_mst_reset_reset_bridge.out_reset} {jtg_mst_hps_m_master_translator.reset} {reset};add_connection {jtg_mst_reset_reset_bridge.out_reset} {dma_subsys_ext_hps_m_master_windowed_slave_translator.reset} {reset};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_hps_m_master_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {dma_subsys_ext_hps_m_master_windowed_slave_translator.clk} {clock};add_connection {sys_manager_clk_100_out_clk_clock_bridge.out_clk} {jtg_mst_reset_reset_bridge.clk} {clock};add_interface {jtg_mst_hps_m_master} {avalon} {slave};set_interface_property {jtg_mst_hps_m_master} {EXPORT_OF} {jtg_mst_hps_m_master_translator.avalon_anti_master_0};add_interface {dma_subsys_ext_hps_m_master_windowed_slave} {avalon} {master};set_interface_property {dma_subsys_ext_hps_m_master_windowed_slave} {EXPORT_OF} {dma_subsys_ext_hps_m_master_windowed_slave_translator.avalon_anti_slave_0};add_interface {jtg_mst_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtg_mst_reset_reset_bridge_in_reset} {EXPORT_OF} {jtg_mst_reset_reset_bridge.in_reset};add_interface {sys_manager_clk_100_out_clk} {clock} {slave};set_interface_property {sys_manager_clk_100_out_clk} {EXPORT_OF} {sys_manager_clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_subsys.ext_hps_m_master_windowed_slave} {0};set_module_assignment {interconnect_id.jtg_mst.hps_m_master} {0};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_j7dvj2y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_j7dvj2y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_3" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_j7dvj2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="20.0.1"
   name="qsys_top_altera_irq_mapper_2001_rxikitq">
  <parameter name="NUM_RCVRS" value="14" />
  <parameter name="REMOVE_CLK_RST" value="0" />
  <parameter
     name="IRQ_MAP"
     value="0:0,1:1,2:2,3:3,4:7,5:4,6:5,7:11,8:13,9:10,10:12,11:6,12:8,13:9" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_irq_mapper_2001/synth/qsys_top_altera_irq_mapper_2001_rxikitq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_irq_mapper_2001/synth/qsys_top_altera_irq_mapper_2001_rxikitq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="irq_mapper" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2001_rxikitq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="20.0.1"
   name="qsys_top_altera_irq_mapper_2001_j4mn3ji">
  <parameter name="NUM_RCVRS" value="2" />
  <parameter name="REMOVE_CLK_RST" value="0" />
  <parameter name="IRQ_MAP" value="0:0,1:1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="SENDER_IRQ_WIDTH" value="2" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_irq_mapper_2001/synth/qsys_top_altera_irq_mapper_2001_j4mn3ji.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_irq_mapper_2001/synth/qsys_top_altera_irq_mapper_2001_j4mn3ji.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="irq_mapper_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2001_j4mn3ji"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.2"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004,rst_controller_005,rst_controller_006,rst_controller_007,rst_controller_008" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_translator"
   version="19.5.0"
   name="qsys_top_altera_merlin_axi_translator_1950_sjnedva">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_translator_1950/synth/qsys_top_altera_merlin_axi_translator_1950_sjnedva.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_translator_1950/synth/qsys_top_altera_merlin_axi_translator_1950_sjnedva.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="hps_sub_sys_agilex_hps_h2f_axi_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="hps_sub_sys_acp_0_s0_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1950_sjnedva"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.2"
   name="qsys_top_altera_merlin_master_translator_192_lykd4la">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_master_translator_192/synth/qsys_top_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_master_translator_192/synth/qsys_top_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="jtg_mst_fpga_m2ocm_pb_m0_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="jtg_mst_fpga_m_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="dma_subsys_dma_ss_master_m0_translator,dma_subsys_ext_hps_m_master_expanded_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j7dvj2y"
     as="jtg_mst_hps_m_master_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="qsys_top_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="dma_subsys_dma_subsys_port8_csr_translator,dfd_subsystem_ed_synth_h2f_bridge_s0_translator,phipps_peak_0_h2f_bridge_s0_translator,tod_subsys_0_master_tod_top_0_csr_translator,tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator,phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator,ftile_debug_status_pio_0_s1_translator,ocm_s1_translator,qsfpdd_status_pio_s1_translator,sys_ctrl_pio_0_s1_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="hps_sub_sys_acp_0_csr_translator,phipps_peak_0_h2f_lw_bridge_s0_translator,dfd_subsystem_h2f_lw_bridge_s0_translator,periph_pb_cpu_0_s0_translator,sys_manager_sysid_control_slave_translator,tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator,jtg_mst_fpga_m2ocm_pb_s0_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_j7dvj2y"
     as="dma_subsys_ext_hps_m_master_windowed_slave_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="19.8.0"
   name="qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_master_ni_1980/synth/qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_master_ni_1980/synth/qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="hps_sub_sys_agilex_hps_h2f_axi_master_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.2.2"
   name="qsys_top_altera_merlin_master_agent_1922_fy3n5ti">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_master_agent_1922/synth/qsys_top_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_master_agent_1922/synth/qsys_top_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="jtg_mst_fpga_m2ocm_pb_m0_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="jtg_mst_fpga_m_master_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="dma_subsys_dma_ss_master_m0_agent,dma_subsys_ext_hps_m_master_expanded_master_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq">
  <parameter name="PKT_SNOOP_L" value="136" />
  <parameter name="PKT_SNOOP_H" value="139" />
  <parameter name="WRITE_ACCEPTANCE_CAPABILITY" value="1" />
  <parameter name="REORDER_BUFFER" value="0" />
  <parameter name="PKT_DATACHK_L" value="144" />
  <parameter name="PKT_SAI_H" value="148" />
  <parameter name="PKT_WUNIQUE" value="142" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="PKT_ADDRCHK_H" value="147" />
  <parameter name="PKT_SOP_OOO" value="150" />
  <parameter name="USE_DATA_USER" value="0" />
  <parameter name="PKT_USER_DATA_H" value="145" />
  <parameter name="ID" value="3" />
  <parameter name="PKT_ADDRCHK_L" value="146" />
  <parameter name="PKT_USER_DATA_L" value="145" />
  <parameter name="USER_DATA_WIDTH" value="1" />
  <parameter name="PKT_EOP_OOO" value="149" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_POISON_H" value="143" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="USE_ADDR_USER" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="131" />
  <parameter name="PKT_DOMAIN_H" value="141" />
  <parameter name="SAI_WIDTH" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="133" />
  <parameter name="PKT_DOMAIN_L" value="140" />
  <parameter name="PKT_POISON_L" value="143" />
  <parameter name="ADDRCHK_WIDTH" value="1" />
  <parameter name="PKT_SAI_L" value="148" />
  <parameter name="PKT_BARRIER_H" value="135" />
  <parameter name="PKT_DATACHK_H" value="144" />
  <parameter name="PKT_BARRIER_L" value="134" />
  <parameter name="PKT_TRANS_SEQ_L" value="151" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="PKT_TRANS_SEQ_H" value="157" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <parameter name="READ_ACCEPTANCE_CAPABILITY" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_response_mem_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_comp_sel_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_pri_mux_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_sipo_plus_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_response_mem_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_comp_sel_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_pri_mux_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_sipo_plus_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_response_mem_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_comp_sel_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_pri_mux_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_sipo_plus_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_response_mem_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_comp_sel_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_pri_mux_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_sipo_plus_kfp6lhq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="hssi_ss_1_axi4_lite_interface_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.2.1"
   name="qsys_top_altera_merlin_slave_agent_1921_b6r3djy">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_slave_agent_1921/synth/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_slave_agent_1921/synth/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="dma_subsys_dma_subsys_port8_csr_agent,dfd_subsystem_ed_synth_h2f_bridge_s0_agent,phipps_peak_0_h2f_bridge_s0_agent,tod_subsys_0_master_tod_top_0_csr_agent,tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent,phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent,ftile_debug_status_pio_0_s1_agent,ocm_s1_agent,qsfpdd_status_pio_s1_agent,sys_ctrl_pio_0_s1_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="hps_sub_sys_acp_0_csr_agent,phipps_peak_0_h2f_lw_bridge_s0_agent,dfd_subsystem_h2f_lw_bridge_s0_agent,periph_pb_cpu_0_s0_agent,sys_manager_sysid_control_slave_agent,tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent,jtg_mst_fpga_m2ocm_pb_s0_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_bjsop4q">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x4000000,0x4040000,0x4040040,0x4040050,0x4040060,0x4040100,0x4480000,0x5000000,0x5800000,0x10000000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:00000000001:0x0:0x4000000:write:1:0:0:1,4:00100000000:0x4000000:0x4040000:both:1:0:0:1,9:00000010000:0x4040000:0x4040040:both:1:0:0:1,8:10000000000:0x4040040:0x4040050:both:1:0:0:1,7:01000000000:0x4040050:0x4040060:both:1:0:0:1,2:00010000000:0x4040060:0x4040070:both:1:0:0:1,10:00000100000:0x4040100:0x4040200:both:1:0:0:1,1:00000000010:0x4480000:0x4480100:both:1:0:0:1,5:00000001000:0x5000000:0x5800000:both:1:0:0:1,6:00001000000:0x5800000:0x5820000:both:1:0:0:1,0:00000000100:0x10000000:0x20000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="225" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="222" />
  <parameter
     name="CHANNEL_ID"
     value="00000000001,00100000000,00000010000,10000000000,01000000000,00010000000,00000100000,00000000010,00000001000,00001000000,00000000100" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="write,both,both,both,both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="232" />
  <parameter
     name="END_ADDRESS"
     value="0x4000000,0x4040000,0x4040040,0x4040050,0x4040060,0x4040070,0x4040200,0x4480100,0x5800000,0x5820000,0x20000000" />
  <parameter name="PKT_PROTECTION_L" value="230" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="3,4,9,8,7,2,10,1,5,6,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_bjsop4q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_bjsop4q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="router" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_bjsop4q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_jlmtrpi">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x4000000,0x4040000,0x4040040,0x4040050,0x4040060,0x4040100,0x4480000,0x5000000,0x5800000,0x10000000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:00000000001:0x0:0x4000000:read:1:0:0:1,4:00100000000:0x4000000:0x4040000:both:1:0:0:1,9:00000010000:0x4040000:0x4040040:both:1:0:0:1,8:10000000000:0x4040040:0x4040050:both:1:0:0:1,7:01000000000:0x4040050:0x4040060:both:1:0:0:1,2:00010000000:0x4040060:0x4040070:both:1:0:0:1,10:00000100000:0x4040100:0x4040200:both:1:0:0:1,1:00000000010:0x4480000:0x4480100:both:1:0:0:1,5:00000001000:0x5000000:0x5800000:both:1:0:0:1,6:00001000000:0x5800000:0x5820000:both:1:0:0:1,0:00000000100:0x10000000:0x20000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="225" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="222" />
  <parameter
     name="CHANNEL_ID"
     value="00000000001,00100000000,00000010000,10000000000,01000000000,00010000000,00000100000,00000000010,00000001000,00001000000,00000000100" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="read,both,both,both,both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="232" />
  <parameter
     name="END_ADDRESS"
     value="0x4000000,0x4040000,0x4040040,0x4040050,0x4040060,0x4040070,0x4040200,0x4480100,0x5800000,0x5820000,0x20000000" />
  <parameter name="PKT_PROTECTION_L" value="230" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="3,4,9,8,7,2,10,1,5,6,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jlmtrpi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jlmtrpi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="router_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jlmtrpi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_2iiks5i">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="4:1:0x0:0x40000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="225" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="222" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="232" />
  <parameter name="END_ADDRESS" value="0x40000" />
  <parameter name="PKT_PROTECTION_L" value="230" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_2iiks5i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_2iiks5i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="router_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2iiks5i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_c6hmciq">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="117" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="114" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="124" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="122" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_c6hmciq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_c6hmciq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="router_003" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_c6hmciq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_2krpvkq">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="117" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="114" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="124" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="122" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_2krpvkq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_2krpvkq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="router_004" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_2krpvkq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_4tz4ojq">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="117" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="114" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="124" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="122" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4tz4ojq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4tz4ojq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="router_005,router_007,router_008,router_009,router_010,router_011,router_013,router_014" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4tz4ojq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_zyxlidq">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="611" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="607" />
  <parameter name="PKT_DEST_ID_H" value="657" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="654" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="698" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="664" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="662" />
  <parameter name="PKT_TRANS_WRITE" value="610" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_zyxlidq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_zyxlidq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="router_006" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_zyxlidq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_k6p7bai">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:write:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="225" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="222" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="232" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="230" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_k6p7bai.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_k6p7bai.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="router_012" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_k6p7bai"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_1921_oarheta">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="16" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_oarheta.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_oarheta.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter,hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter,hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_1932_jnftf5a">
  <parameter name="PKT_SAI_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="PKT_SAI_H" value="89" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_jnftf5a.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_jnftf5a.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="hssi_ss_1_axi4_lite_interface_wr_burst_adapter,hssi_ss_1_axi4_lite_interface_rd_burst_adapter,dma_subsys_dma_subsys_port8_csr_burst_adapter,phipps_peak_0_h2f_bridge_s0_burst_adapter,tod_subsys_0_master_tod_top_0_csr_burst_adapter,tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter,phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter,ftile_debug_status_pio_0_s1_burst_adapter,qsfpdd_status_pio_s1_burst_adapter,sys_ctrl_pio_0_s1_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_jnftf5a"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_upvrmhq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi">
  <parameter name="PKT_SAI_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(697:691) sop_ooo(690) eop_ooo(689) sai(688) addrchk(687:686) user_data(685) datachk(684) poison(683) wunique(682) domain(681:680) snoop(679:676) barrier(675:674) ori_burst_size(673:671) response_status(670:669) cache(668:665) protection(664:662) thread_id(661:658) dest_id(657:654) src_id(653:650) qos(649:646) begin_burst(645) data_sideband(644) addr_sideband(643) burst_type(642:641) burst_size(640:638) burstwrap(637:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="608" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="PKT_SAI_H" value="89" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_urji4ui"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_1932_q73nwwa">
  <parameter name="PKT_SAI_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="176" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="PKT_SAI_H" value="89" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_q73nwwa.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_q73nwwa.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="ocm_s1_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_q73nwwa"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_qngpkpy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_657j3gi">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="NUM_OUTPUTS" value="11" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_657j3gi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_657j3gi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_657j3gi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_jefik3q">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_jefik3q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_jefik3q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="cmd_demux_002,rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_jefik3q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_cujxsei">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_cujxsei.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_cujxsei.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_cujxsei"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_hfxunra">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_hfxunra.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_hfxunra.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_010,cmd_mux_011" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_hfxunra"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_esxprci">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_esxprci.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_esxprci.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="cmd_mux_009" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_esxprci"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_yvxizza">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_yvxizza.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_yvxizza.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_010,rsp_demux_011" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_yvxizza"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_3u4kghq">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_3u4kghq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_3u4kghq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="rsp_demux_009" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_3u4kghq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_52c6ohy">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="11" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_52c6ohy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_52c6ohy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_52c6ohy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_xs4pi3q">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="266" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_xs4pi3q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_xs4pi3q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="rsp_mux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_xs4pi3q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="qsys_top_altera_merlin_width_adapter_1940_ucmahuy">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="241" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="239" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="133" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="131" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_ucmahuy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_ucmahuy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter,hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter,dma_subsys_dma_subsys_port8_csr_rsp_width_adapter,phipps_peak_0_h2f_bridge_s0_rsp_width_adapter,tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter,tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter,phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter,ftile_debug_status_pio_0_s1_rsp_width_adapter,qsfpdd_status_pio_s1_rsp_width_adapter,sys_ctrl_pio_0_s1_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_ucmahuy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="qsys_top_altera_merlin_width_adapter_1940_d7wntna">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="241" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="239" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="673" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(697:691) sop_ooo(690) eop_ooo(689) sai(688) addrchk(687:686) user_data(685) datachk(684) poison(683) wunique(682) domain(681:680) snoop(679:676) barrier(675:674) ori_burst_size(673:671) response_status(670:669) cache(668:665) protection(664:662) thread_id(661:658) dest_id(657:654) src_id(653:650) qos(649:646) begin_burst(645) data_sideband(644) addr_sideband(643) burst_type(642:641) burst_size(640:638) burstwrap(637:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="671" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_d7wntna.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_d7wntna.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_d7wntna"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="qsys_top_altera_merlin_width_adapter_1940_64uwzyq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="133" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="131" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="241" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(157:151) sop_ooo(150) eop_ooo(149) sai(148) addrchk(147:146) user_data(145) datachk(144) poison(143) wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121:118) dest_id(117:114) src_id(113:110) qos(109:106) begin_burst(105) data_sideband(104) addr_sideband(103) burst_type(102:101) burst_size(100:98) burstwrap(97:89) byte_cnt(88:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="239" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_64uwzyq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_64uwzyq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter,hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter,dma_subsys_dma_subsys_port8_csr_cmd_width_adapter,phipps_peak_0_h2f_bridge_s0_cmd_width_adapter,tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter,tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter,phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter,ftile_debug_status_pio_0_s1_cmd_width_adapter,qsfpdd_status_pio_s1_cmd_width_adapter,sys_ctrl_pio_0_s1_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_64uwzyq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="qsys_top_altera_merlin_width_adapter_1940_2rtaj4q">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="673" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="671" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="241" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(697:691) sop_ooo(690) eop_ooo(689) sai(688) addrchk(687:686) user_data(685) datachk(684) poison(683) wunique(682) domain(681:680) snoop(679:676) barrier(675:674) ori_burst_size(673:671) response_status(670:669) cache(668:665) protection(664:662) thread_id(661:658) dest_id(657:654) src_id(653:650) qos(649:646) begin_burst(645) data_sideband(644) addr_sideband(643) burst_type(642:641) burst_size(640:638) burstwrap(637:629) byte_cnt(628:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(265:259) sop_ooo(258) eop_ooo(257) sai(256) addrchk(255:254) user_data(253) datachk(252) poison(251) wunique(250) domain(249:248) snoop(247:244) barrier(243:242) ori_burst_size(241:239) response_status(238:237) cache(236:233) protection(232:230) thread_id(229:226) dest_id(225:222) src_id(221:218) qos(217:214) begin_burst(213) data_sideband(212) addr_sideband(211) burst_type(210:209) burst_size(208:206) burstwrap(205:197) byte_cnt(196:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="239" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_2rtaj4q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_2rtaj4q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_2rtaj4q"</message>
  </messages>
 </entity>
 <entity
   kind="st_dc_fifo"
   version="19.5.1"
   name="qsys_top_st_dc_fifo_1951_znub4mq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="true" />
  <parameter name="retiming_reg_en" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/qsys_top_st_dc_fifo_1951_znub4mq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/qsys_top_st_dc_fifo_1951_znub4mq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/qsys_top_st_dc_fifo_1951_znub4mq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/st_dc_fifo_1951/synth/qsys_top_st_dc_fifo_1951_znub4mq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="async_fifo,async_fifo_001,async_fifo_002,async_fifo_003,async_fifo_004,async_fifo_005,async_fifo_006,async_fifo_007,async_fifo_008,async_fifo_009,async_fifo_010,async_fifo_011" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="async_fifo,async_fifo_001,async_fifo_002,async_fifo_003,async_fifo_004,async_fifo_005,async_fifo_006,async_fifo_007,async_fifo_008,async_fifo_009,async_fifo_010,async_fifo_011" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_st_dc_fifo_1951_znub4mq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_4e37x2a">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x41000,0x42000,0x44000,0x50000,0x100000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:000001:0x0:0x8:both:1:0:0:1,3:001000:0x41000:0x41200:both:1:0:0:1,5:010000:0x42000:0x42008:read:1:0:0:1,0:000100:0x44000:0x46000:both:1:0:0:1,6:100000:0x50000:0x50080:both:1:0:0:1,4:000010:0x100000:0x200000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="111" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="109" />
  <parameter name="CHANNEL_ID" value="000001,001000,010000,000100,100000,000010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,read,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="118" />
  <parameter
     name="END_ADDRESS"
     value="0x8,0x41200,0x42008,0x46000,0x50080,0x200000" />
  <parameter name="PKT_PROTECTION_L" value="116" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="1,3,5,0,6,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4e37x2a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4e37x2a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="router,router_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4e37x2a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_puxbbyq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x41000,0x42000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:100:0x0:0x40000:both:1:0:0:1,3:001:0x41000:0x41200:both:1:0:0:1,5:010:0x42000:0x42008:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="111" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="109" />
  <parameter name="CHANNEL_ID" value="100,001,010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="118" />
  <parameter name="END_ADDRESS" value="0x40000,0x41200,0x42008" />
  <parameter name="PKT_PROTECTION_L" value="116" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_puxbbyq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_puxbbyq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="router_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_puxbbyq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_66dumpq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="111" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="109" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="118" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="116" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_66dumpq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_66dumpq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="router_003,router_004,router_005,router_008" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_66dumpq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_vey7nsa">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:write:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="111" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="109" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="118" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="116" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_vey7nsa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_vey7nsa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="router_006,router_007" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_vey7nsa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_3ms6lpi">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="219" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="217" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="260" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="226" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="224" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_3ms6lpi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_3ms6lpi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="router_009" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_3ms6lpi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="19" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="jtg_mst_fpga_m_master_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_1932_fr476iy">
  <parameter name="PKT_SAI_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="PKT_SAI_H" value="89" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_fr476iy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_fr476iy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="hps_sub_sys_acp_0_csr_burst_adapter,phipps_peak_0_h2f_lw_bridge_s0_burst_adapter,dfd_subsystem_h2f_lw_bridge_s0_burst_adapter,periph_pb_cpu_0_s0_burst_adapter,sys_manager_sysid_control_slave_burst_adapter,tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_fr476iy"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hrzximq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_1932_fjqfusi">
  <parameter name="PKT_SAI_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(259:253) sop_ooo(252) eop_ooo(251) sai(250) addrchk(249:248) user_data(247) datachk(246) poison(245) wunique(244) domain(243:242) snoop(241:238) barrier(237:236) ori_burst_size(235:233) response_status(232:231) cache(230:227) protection(226:224) thread_id(223:220) dest_id(219:217) src_id(216:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="176" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="PKT_SAI_H" value="89" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_fjqfusi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_1932_fjqfusi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="jtg_mst_fpga_m2ocm_pb_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1932_fjqfusi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_wa3yvsy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_qntsrkq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_qntsrkq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_qntsrkq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_qntsrkq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="cmd_demux_002,rsp_demux_003,rsp_demux_004" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_y7ooimq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_y7ooimq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_y7ooimq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_005" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_y7ooimq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_ayg7quy">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_ayg7quy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_ayg7quy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="cmd_mux_003,cmd_mux_004" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_ayg7quy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_c3a5u6q">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_c3a5u6q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_c3a5u6q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="cmd_mux_006" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_c3a5u6q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_005" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_f6766by">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_f6766by.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_f6766by.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="rsp_demux_006" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_f6766by"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_pnyefly">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_pnyefly.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_pnyefly.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_pnyefly"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_57y66oq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_57y66oq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_57y66oq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="rsp_mux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_57y66oq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="qsys_top_altera_merlin_width_adapter_1940_jouup7a">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="127" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="125" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="235" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(259:253) sop_ooo(252) eop_ooo(251) sai(250) addrchk(249:248) user_data(247) datachk(246) poison(245) wunique(244) domain(243:242) snoop(241:238) barrier(237:236) ori_burst_size(235:233) response_status(232:231) cache(230:227) protection(226:224) thread_id(223:220) dest_id(219:217) src_id(216:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="233" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_jouup7a.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_jouup7a.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_jouup7a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="qsys_top_altera_merlin_width_adapter_1940_fxrhkyi">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="235" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="233" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="127" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(259:253) sop_ooo(252) eop_ooo(251) sai(250) addrchk(249:248) user_data(247) datachk(246) poison(245) wunique(244) domain(243:242) snoop(241:238) barrier(237:236) ori_burst_size(235:233) response_status(232:231) cache(230:227) protection(226:224) thread_id(223:220) dest_id(219:217) src_id(216:214) qos(213:210) begin_burst(209) data_sideband(208) addr_sideband(207) burst_type(206:205) burst_size(204:202) burstwrap(201:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(151:145) sop_ooo(144) eop_ooo(143) sai(142) addrchk(141:140) user_data(139) datachk(138) poison(137) wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115:112) dest_id(111:109) src_id(108:106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="125" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_fxrhkyi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_fxrhkyi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_fxrhkyi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui">
  <parameter name="PKT_SNOOP_L" value="674" />
  <parameter name="PKT_SNOOP_H" value="677" />
  <parameter name="WRITE_ACCEPTANCE_CAPABILITY" value="8" />
  <parameter name="REORDER_BUFFER" value="0" />
  <parameter name="PKT_DATACHK_L" value="682" />
  <parameter name="PKT_SAI_H" value="686" />
  <parameter name="PKT_WUNIQUE" value="680" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="PKT_ADDRCHK_H" value="685" />
  <parameter name="PKT_SOP_OOO" value="688" />
  <parameter name="USE_DATA_USER" value="1" />
  <parameter name="PKT_USER_DATA_H" value="683" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ADDRCHK_L" value="684" />
  <parameter name="PKT_USER_DATA_L" value="683" />
  <parameter name="USER_DATA_WIDTH" value="1" />
  <parameter name="PKT_EOP_OOO" value="687" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)" />
  <parameter name="PKT_POISON_H" value="681" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="USE_ADDR_USER" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="669" />
  <parameter name="PKT_DOMAIN_H" value="679" />
  <parameter name="SAI_WIDTH" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="671" />
  <parameter name="PKT_DOMAIN_L" value="678" />
  <parameter name="PKT_POISON_L" value="681" />
  <parameter name="ADDRCHK_WIDTH" value="1" />
  <parameter name="PKT_SAI_L" value="686" />
  <parameter name="PKT_BARRIER_H" value="673" />
  <parameter name="PKT_DATACHK_H" value="682" />
  <parameter name="PKT_BARRIER_L" value="672" />
  <parameter name="PKT_TRANS_SEQ_L" value="689" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="PKT_TRANS_SEQ_H" value="695" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <parameter name="READ_ACCEPTANCE_CAPABILITY" value="8" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_response_mem_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_comp_sel_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_pri_mux_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_sipo_plus_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_response_mem_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_comp_sel_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_pri_mux_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_sipo_plus_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_response_mem_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_comp_sel_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_pri_mux_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/rd_sipo_plus_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_response_mem_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_comp_sel_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_pri_mux_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/wr_sipo_plus_vjrabui.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="hps_sub_sys_acp_0_s0_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_7a3ltra">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="616" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x2000000000:write:1:0:0:1,0:10:0x0:0x2000000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="612" />
  <parameter name="PKT_DEST_ID_H" value="658" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="658" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="696" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="662" />
  <parameter name="END_ADDRESS" value="0x2000000000,0x2000000000" />
  <parameter name="PKT_PROTECTION_L" value="660" />
  <parameter name="PKT_TRANS_WRITE" value="615" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_7a3ltra.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_7a3ltra.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="router" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_7a3ltra"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_qcsuy2y">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="76" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x2000000000:write:1:0:0:1,0:10:0x0:0x2000000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="72" />
  <parameter name="PKT_DEST_ID_H" value="118" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="118" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="156" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="122" />
  <parameter name="END_ADDRESS" value="0x2000000000,0x2000000000" />
  <parameter name="PKT_PROTECTION_L" value="120" />
  <parameter name="PKT_TRANS_WRITE" value="75" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_qcsuy2y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_qcsuy2y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="router_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_qcsuy2y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_ag77fna">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="616" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="612" />
  <parameter name="PKT_DEST_ID_H" value="658" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="658" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="696" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="662" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="660" />
  <parameter name="PKT_TRANS_WRITE" value="615" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_ag77fna.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_ag77fna.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="router_002,router_003" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_ag77fna"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_1921_bdzuu2i">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="17" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_bdzuu2i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_bdzuu2i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="dma_subsys_dma_ss_master_m0_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_bdzuu2i"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="21" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="dma_subsys_ext_hps_m_master_expanded_master_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_4vlon3q">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="ST_DATA_W" value="696" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_4vlon3q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_4vlon3q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_4vlon3q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="696" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="cmd_demux_001,rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_vr43bja">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="696" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="617" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_vr43bja.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_vr43bja.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vr43bja"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_zoozktq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="696" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="617" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_zoozktq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_zoozktq.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zoozktq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="qsys_top_altera_merlin_width_adapter_1940_33xal7i">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="671" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="669" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="131" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(155:149) sop_ooo(148) eop_ooo(147) sai(146) addrchk(145:144) user_data(143) datachk(142) poison(141) wunique(140) domain(139:138) snoop(137:134) barrier(133:132) ori_burst_size(131:129) response_status(128:127) cache(126:123) protection(122:120) thread_id(119) dest_id(118) src_id(117) qos(116:113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:94) byte_cnt(93:79) trans_exclusive(78) trans_lock(77) trans_read(76) trans_write(75) trans_posted(74) trans_compressed_read(73) addr(72:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="129" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_33xal7i.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_33xal7i.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_33xal7i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="qsys_top_altera_merlin_width_adapter_1940_mgyhula">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="131" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="129" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="671" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(155:149) sop_ooo(148) eop_ooo(147) sai(146) addrchk(145:144) user_data(143) datachk(142) poison(141) wunique(140) domain(139:138) snoop(137:134) barrier(133:132) ori_burst_size(131:129) response_status(128:127) cache(126:123) protection(122:120) thread_id(119) dest_id(118) src_id(117) qos(116:113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:94) byte_cnt(93:79) trans_exclusive(78) trans_lock(77) trans_read(76) trans_write(75) trans_posted(74) trans_compressed_read(73) addr(72:36) byteen(35:32) data(31:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(695:689) sop_ooo(688) eop_ooo(687) sai(686) addrchk(685:684) user_data(683) datachk(682) poison(681) wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659) dest_id(658) src_id(657) qos(656:653) begin_burst(652) data_sideband(651) addr_sideband(650) burst_type(649:648) burst_size(647:645) burstwrap(644:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="669" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_mgyhula.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/qsys_top_altera_merlin_width_adapter_1940_mgyhula.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1940_mgyhula"</message>
  </messages>
 </entity>
 <entity
   kind="hs_clk_xer"
   version="19.4.0"
   name="qsys_top_hs_clk_xer_1940_jv2gq6y">
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="696" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/qsys_top_hs_clk_xer_1940_jv2gq6y.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/alt_hiconnect_clock_crosser.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/alt_hiconnect_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/altera_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/alt_hiconnect_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/qsys_top_hs_clk_xer_1940_jv2gq6y.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/alt_hiconnect_clock_crosser.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/alt_hiconnect_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/altera_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/hs_clk_xer_1940/synth/alt_hiconnect_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_537ikya"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_hs_clk_xer_1940_jv2gq6y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_sc_fifo"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y">
  <parameter name="FIFO_DEPTH" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="159" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq"
     as="my_altera_avalon_sc_fifo_wr,my_altera_avalon_sc_fifo_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="37" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="158" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka">
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="6" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_1921_oarheta"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_upvrmhq">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="158" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="12" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_upvrmhq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_upvrmhq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1932_jnftf5a"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_upvrmhq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_urji4ui">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="698" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="12" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_urji4ui.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_urji4ui.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_urji4ui"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_qngpkpy">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="266" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="12" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_qngpkpy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_qngpkpy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1932_q73nwwa"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_qngpkpy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq">
  <parameter name="FIFO_DEPTH" value="19" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="6" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hrzximq">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="152" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="7" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hrzximq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hrzximq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1932_fr476iy"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hrzximq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.3.2"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_wa3yvsy">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="260" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="7" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_wa3yvsy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_burst_adapter_1932/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_wa3yvsy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1932_fjqfusi"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_wa3yvsy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_sc_fifo"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli">
  <parameter name="FIFO_DEPTH" value="8" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="697" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui"
     as="my_altera_avalon_sc_fifo_wr,my_altera_avalon_sc_fifo_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="520" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="7" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="696" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_axi_slave_ni_1990/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="19.3.0"
   name="qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007,agent_pipeline_008,agent_pipeline_009,agent_pipeline_010,agent_pipeline_011,agent_pipeline_012,agent_pipeline_013,agent_pipeline_014,agent_pipeline_015,agent_pipeline_016,agent_pipeline_017,agent_pipeline_018,agent_pipeline_019,agent_pipeline_020,agent_pipeline_021,agent_pipeline_022,agent_pipeline_023,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013,mux_pipeline_014,mux_pipeline_015,mux_pipeline_016,mux_pipeline_017,mux_pipeline_018,mux_pipeline_019,mux_pipeline_020,mux_pipeline_021,mux_pipeline_022,mux_pipeline_023,mux_pipeline_024,mux_pipeline_025,mux_pipeline_026,mux_pipeline_027,mux_pipeline_028,mux_pipeline_029,mux_pipeline_030,mux_pipeline_031,mux_pipeline_032,mux_pipeline_033,mux_pipeline_034,mux_pipeline_035,mux_pipeline_036,mux_pipeline_037,mux_pipeline_038,mux_pipeline_039,mux_pipeline_040,mux_pipeline_041,mux_pipeline_042,mux_pipeline_043,mux_pipeline_044,mux_pipeline_045,pipeline" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,limiter_pipeline_004,limiter_pipeline_005,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007,agent_pipeline_008,agent_pipeline_009,agent_pipeline_010,agent_pipeline_011,agent_pipeline_012,agent_pipeline_013,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013,mux_pipeline_014,mux_pipeline_015,mux_pipeline_016,mux_pipeline_017,mux_pipeline_018,mux_pipeline_019,mux_pipeline_020,mux_pipeline_021,mux_pipeline_022,mux_pipeline_023,mux_pipeline_024,mux_pipeline_025,mux_pipeline_026,mux_pipeline_027,mux_pipeline_028,mux_pipeline_029" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_upvrmhq"
     as="my_altera_avalon_st_pipeline_stage" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_urji4ui"
     as="my_altera_avalon_st_pipeline_stage" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_qngpkpy"
     as="my_altera_avalon_st_pipeline_stage" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hrzximq"
     as="my_altera_avalon_st_pipeline_stage" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_wa3yvsy"
     as="my_altera_avalon_st_pipeline_stage" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy">
  <parameter name="FIFO_DEPTH" value="17" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="6" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_1921_bdzuu2i"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci">
  <parameter name="FIFO_DEPTH" value="21" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="6" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.2"
   name="qsys_top_altera_avalon_sc_fifo_1932_w27kryi">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_avalon_sc_fifo_1932/synth/qsys_top_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/qsys_top/altera_avalon_sc_fifo_1932/synth/qsys_top_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_r5k4dla"
     as="dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo,dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo,dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo,dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo,phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo,phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo,tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo,tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo,tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo,tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo,phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo,phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo,ftile_debug_status_pio_0_s1_agent_rsp_fifo,ftile_debug_status_pio_0_s1_agent_rdata_fifo,ocm_s1_agent_rsp_fifo,ocm_s1_agent_rdata_fifo,qsfpdd_status_pio_s1_agent_rsp_fifo,qsfpdd_status_pio_s1_agent_rdata_fifo,sys_ctrl_pio_0_s1_agent_rsp_fifo,sys_ctrl_pio_0_s1_agent_rdata_fifo" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_p7znw2y"
     as="hps_sub_sys_acp_0_csr_agent_rsp_fifo,hps_sub_sys_acp_0_csr_agent_rdata_fifo,phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo,phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo,dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo,dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo,periph_pb_cpu_0_s0_agent_rsp_fifo,periph_pb_cpu_0_s0_agent_rdata_fifo,sys_manager_sysid_control_slave_agent_rsp_fifo,sys_manager_sysid_control_slave_agent_rdata_fifo,tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo,tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo,jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo,jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y"
     as="my_altera_avalon_sc_fifo_wr" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli"
     as="my_altera_avalon_sc_fifo_wr" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
</deploy>
