// Seed: 1044476525
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      .id_0(1), .id_1(1)
  ); module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_0(
      id_3
  );
endmodule
module module_2;
endmodule
module module_3 ();
  wire id_1;
  module_2();
endmodule
module module_4 (
    output tri0  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  logic id_4
);
  logic id_6 = id_4;
  assign id_0 = 1;
  module_2();
  wire id_7;
  wire id_8;
  always begin
    id_6 <= 1;
  end
endmodule
