Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7z010-2-clg400

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\sam_work\Xilinx_projects\14_6\ZyBo_VGA\ipcore_dir\clk_div.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <xilinx> of entity <clk_div>.
Parsing VHDL file "C:\sam_work\Xilinx_projects\14_6\ZyBo_VGA\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_div> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\sam_work\Xilinx_projects\14_6\ZyBo_VGA\top.vhd".
    Found 12-bit register for signal <box_y_reg>.
    Found 1-bit register for signal <box_x_dir>.
    Found 1-bit register for signal <box_y_dir>.
    Found 25-bit register for signal <box_cntr_reg>.
    Found 12-bit register for signal <h_cntr_reg>.
    Found 12-bit register for signal <v_cntr_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <v_sync_dly_reg>.
    Found 1-bit register for signal <h_sync_dly_reg>.
    Found 5-bit register for signal <vga_red_reg>.
    Found 6-bit register for signal <vga_green_reg>.
    Found 5-bit register for signal <vga_blue_reg>.
    Found 12-bit register for signal <box_x_reg>.
    Found 12-bit adder for signal <box_x_reg[11]_GND_5_o_add_27_OUT> created at line 197.
    Found 12-bit adder for signal <box_y_reg[11]_GND_5_o_add_30_OUT> created at line 202.
    Found 25-bit adder for signal <box_cntr_reg[24]_GND_5_o_add_42_OUT> created at line 230.
    Found 12-bit adder for signal <box_x_reg[11]_GND_5_o_add_47_OUT> created at line 238.
    Found 12-bit adder for signal <box_y_reg[11]_GND_5_o_add_50_OUT> created at line 239.
    Found 12-bit adder for signal <h_cntr_reg[11]_GND_5_o_add_53_OUT> created at line 253.
    Found 12-bit adder for signal <v_cntr_reg[11]_GND_5_o_add_59_OUT> created at line 264.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_29_OUT<11:0>> created at line 199.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_32_OUT<11:0>> created at line 204.
    Found 12-bit comparator greater for signal <v_cntr_reg[11]_GND_5_o_LessThan_4_o> created at line 171
    Found 12-bit comparator greater for signal <h_cntr_reg[11]_GND_5_o_LessThan_5_o> created at line 172
    Found 12-bit comparator lessequal for signal <n0058> created at line 238
    Found 12-bit comparator greater for signal <h_cntr_reg[11]_box_x_reg[11]_LessThan_49_o> created at line 238
    Found 12-bit comparator lessequal for signal <n0062> created at line 239
    Found 12-bit comparator greater for signal <v_cntr_reg[11]_box_y_reg[11]_LessThan_52_o> created at line 239
    Found 12-bit comparator lessequal for signal <n0079> created at line 272
    Found 12-bit comparator greater for signal <h_cntr_reg[11]_PWR_5_o_LessThan_65_o> created at line 272
    Found 12-bit comparator lessequal for signal <n0084> created at line 284
    Found 12-bit comparator greater for signal <v_cntr_reg[11]_GND_5_o_LessThan_67_o> created at line 284
    Found 12-bit comparator greater for signal <h_cntr_reg[11]_GND_5_o_LessThan_68_o> created at line 293
    Found 12-bit comparator greater for signal <v_cntr_reg[11]_GND_5_o_LessThan_69_o> created at line 293
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  95 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\sam_work\Xilinx_projects\14_6\ZyBo_VGA\ipcore_dir\clk_div.vhd".
    Summary:
	no macro.
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 4
 12-bit addsub                                         : 2
 25-bit adder                                          : 1
# Registers                                            : 14
 1-bit register                                        : 6
 12-bit register                                       : 4
 25-bit register                                       : 1
 5-bit register                                        : 2
 6-bit register                                        : 1
# Comparators                                          : 12
 12-bit comparator greater                             : 8
 12-bit comparator lessequal                           : 4
# Multiplexers                                         : 3
 5-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <box_y_reg>: 1 register on signal <box_y_reg>.
The following registers are absorbed into counter <box_x_reg>: 1 register on signal <box_x_reg>.
The following registers are absorbed into counter <box_cntr_reg>: 1 register on signal <box_cntr_reg>.
The following registers are absorbed into counter <h_cntr_reg>: 1 register on signal <h_cntr_reg>.
The following registers are absorbed into counter <v_cntr_reg>: 1 register on signal <v_cntr_reg>.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 2
# Counters                                             : 5
 12-bit up counter                                     : 2
 12-bit updown counter                                 : 2
 25-bit up counter                                     : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 12
 12-bit comparator greater                             : 8
 12-bit comparator lessequal                           : 4
# Multiplexers                                         : 3
 5-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 384
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 46
#      LUT2                        : 30
#      LUT3                        : 8
#      LUT4                        : 67
#      LUT5                        : 11
#      LUT6                        : 48
#      MUXCY                       : 92
#      VCC                         : 1
#      XORCY                       : 73
# FlipFlops/Latches                : 95
#      FD                          : 32
#      FDE                         : 26
#      FDR                         : 37
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 19
#      IBUFG                       : 1
#      OBUF                        : 18
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-2 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  35200     0%  
 Number of Slice LUTs:                  217  out of  17600     1%  
    Number used as Logic:               217  out of  17600     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    219
   Number with an unused Flip Flop:     124  out of    219    56%  
   Number with an unused LUT:             2  out of    219     0%  
   Number of fully used LUT-FF pairs:    93  out of    219    42%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    100    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_div_inst/clkout0               | BUFG                   | 95    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.834ns (Maximum Frequency: 352.846MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 0.575ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_inst/clkout0'
  Clock period: 2.834ns (frequency: 352.846MHz)
  Total number of paths / destination ports: 9525 / 158
-------------------------------------------------------------------------
Delay:               2.834ns (Levels of Logic = 5)
  Source:            v_cntr_reg_8 (FF)
  Destination:       vga_red_reg_0 (FF)
  Source Clock:      clk_div_inst/clkout0 rising
  Destination Clock: clk_div_inst/clkout0 rising

  Data Path: v_cntr_reg_8 to vga_red_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.236   0.659  v_cntr_reg_8 (v_cntr_reg_8)
     LUT6:I1->O            2   0.043   0.410  active_h_cntr_reg[11]_AND_11_o22 (active_h_cntr_reg[11]_AND_11_o22)
     LUT4:I2->O            3   0.043   0.362  active_h_cntr_reg[11]_AND_11_o23 (active_h_cntr_reg[11]_AND_11_o2)
     LUT6:I5->O           11   0.043   0.406  active_pixel_in_box_AND_6_o_SW2 (N19)
     LUT4:I3->O           10   0.043   0.545  active_pixel_in_box_AND_6_o11_SW0 (N34)
     LUT6:I3->O            1   0.043   0.000  Mmux_vga_red51 (vga_red<4>)
     FD:D                     -0.000          vga_red_reg_4
    ----------------------------------------
    Total                      2.834ns (0.451ns logic, 2.383ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_inst/clkout0'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            vga_red_reg_4 (FF)
  Destination:       VGA_R<4> (PAD)
  Source Clock:      clk_div_inst/clkout0 rising

  Data Path: vga_red_reg_4 to VGA_R<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.339  vga_red_reg_4 (vga_red_reg_4)
     OBUF:I->O                 0.000          VGA_R_4_OBUF (VGA_R<4>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 1)
  Source:            CLK_I (PAD)
  Destination:       clk_div_inst/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: CLK_I to clk_div_inst/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.000   0.000  clk_div_inst/clkin1_buf (clk_div_inst/clkin1)
    MMCME2_ADV:CLKIN1          0.000          clk_div_inst/mmcm_adv_inst
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_div_inst/clkout0
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_div_inst/clkout0|    2.834|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.35 secs
 
--> 

Total memory usage is 472136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

