clock_PLL_100_50_25MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../7670_test111.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clock_PLL_100_50_25MHz.v,verilog,xil_defaultlib,../../../../7670_test111.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
