// Seed: 1868626265
module module_0 (
    output uwire id_0,
    output tri1  id_1,
    input  wor   id_2
);
  wire id_4;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output wire id_8,
    output wor id_9,
    input wor id_10,
    input uwire id_11,
    output uwire id_12,
    output uwire id_13,
    input supply0 id_14,
    output tri id_15,
    input tri id_16,
    output supply1 id_17,
    input wand id_18,
    output supply0 id_19,
    input supply1 id_20,
    input tri id_21,
    input wor id_22,
    output tri1 id_23,
    input tri id_24,
    input wand id_25,
    input supply1 id_26,
    input wand id_27,
    input wire id_28,
    output wand id_29
);
  wire id_31, id_32, id_33, id_34, id_35, id_36;
  timeunit 1ps / 1ps;
  wire id_37;
  xor primCall (
      id_3,
      id_10,
      id_32,
      id_22,
      id_11,
      id_33,
      id_26,
      id_20,
      id_5,
      id_28,
      id_34,
      id_37,
      id_16,
      id_4,
      id_1,
      id_14,
      id_35,
      id_7,
      id_36,
      id_21,
      id_27,
      id_25
  );
  module_0 modCall_1 (
      id_8,
      id_3,
      id_24
  );
endmodule
