// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dft_dft_Pipeline_DFT_Loop6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buf1_I_3_address0,
        buf1_I_3_ce0,
        buf1_I_3_we0,
        buf1_I_3_d0,
        buf1_I_3_address1,
        buf1_I_3_ce1,
        buf1_I_3_we1,
        buf1_I_3_d1,
        buf1_I_2_address0,
        buf1_I_2_ce0,
        buf1_I_2_we0,
        buf1_I_2_d0,
        buf1_I_2_address1,
        buf1_I_2_ce1,
        buf1_I_2_we1,
        buf1_I_2_d1,
        buf1_I_1_address0,
        buf1_I_1_ce0,
        buf1_I_1_we0,
        buf1_I_1_d0,
        buf1_I_1_address1,
        buf1_I_1_ce1,
        buf1_I_1_we1,
        buf1_I_1_d1,
        buf1_I_address0,
        buf1_I_ce0,
        buf1_I_we0,
        buf1_I_d0,
        buf1_I_address1,
        buf1_I_ce1,
        buf1_I_we1,
        buf1_I_d1,
        buf1_R_3_address0,
        buf1_R_3_ce0,
        buf1_R_3_we0,
        buf1_R_3_d0,
        buf1_R_3_address1,
        buf1_R_3_ce1,
        buf1_R_3_we1,
        buf1_R_3_d1,
        buf1_R_2_address0,
        buf1_R_2_ce0,
        buf1_R_2_we0,
        buf1_R_2_d0,
        buf1_R_2_address1,
        buf1_R_2_ce1,
        buf1_R_2_we1,
        buf1_R_2_d1,
        buf1_R_1_address0,
        buf1_R_1_ce0,
        buf1_R_1_we0,
        buf1_R_1_d0,
        buf1_R_1_address1,
        buf1_R_1_ce1,
        buf1_R_1_we1,
        buf1_R_1_d1,
        buf1_R_address0,
        buf1_R_ce0,
        buf1_R_we0,
        buf1_R_d0,
        buf1_R_address1,
        buf1_R_ce1,
        buf1_R_we1,
        buf1_R_d1,
        buf0_R_address0,
        buf0_R_ce0,
        buf0_R_q0,
        buf0_R_address1,
        buf0_R_ce1,
        buf0_R_q1,
        buf0_I_address0,
        buf0_I_ce0,
        buf0_I_q0,
        buf0_I_address1,
        buf0_I_ce1,
        buf0_I_q1,
        buf0_R_1_address0,
        buf0_R_1_ce0,
        buf0_R_1_q0,
        buf0_R_1_address1,
        buf0_R_1_ce1,
        buf0_R_1_q1,
        buf0_I_1_address0,
        buf0_I_1_ce0,
        buf0_I_1_q0,
        buf0_I_1_address1,
        buf0_I_1_ce1,
        buf0_I_1_q1,
        buf0_R_2_address0,
        buf0_R_2_ce0,
        buf0_R_2_q0,
        buf0_R_2_address1,
        buf0_R_2_ce1,
        buf0_R_2_q1,
        buf0_I_2_address0,
        buf0_I_2_ce0,
        buf0_I_2_q0,
        buf0_I_2_address1,
        buf0_I_2_ce1,
        buf0_I_2_q1,
        buf0_R_3_address0,
        buf0_R_3_ce0,
        buf0_R_3_q0,
        buf0_R_3_address1,
        buf0_R_3_ce1,
        buf0_R_3_q1,
        buf0_I_3_address0,
        buf0_I_3_ce0,
        buf0_I_3_q0,
        buf0_I_3_address1,
        buf0_I_3_ce1,
        buf0_I_3_q1,
        W_real_address0,
        W_real_ce0,
        W_real_q0,
        W_real_address1,
        W_real_ce1,
        W_real_q1,
        W_real_address2,
        W_real_ce2,
        W_real_q2,
        W_real_address3,
        W_real_ce3,
        W_real_q3,
        W_imag_address0,
        W_imag_ce0,
        W_imag_q0,
        W_imag_address1,
        W_imag_ce1,
        W_imag_q1,
        W_imag_address2,
        W_imag_ce2,
        W_imag_q2,
        W_imag_address3,
        W_imag_ce3,
        W_imag_q3,
        grp_fu_404_p_din0,
        grp_fu_404_p_din1,
        grp_fu_404_p_opcode,
        grp_fu_404_p_dout0,
        grp_fu_404_p_ce,
        grp_fu_408_p_din0,
        grp_fu_408_p_din1,
        grp_fu_408_p_opcode,
        grp_fu_408_p_dout0,
        grp_fu_408_p_ce,
        grp_fu_412_p_din0,
        grp_fu_412_p_din1,
        grp_fu_412_p_opcode,
        grp_fu_412_p_dout0,
        grp_fu_412_p_ce,
        grp_fu_416_p_din0,
        grp_fu_416_p_din1,
        grp_fu_416_p_opcode,
        grp_fu_416_p_dout0,
        grp_fu_416_p_ce,
        grp_fu_420_p_din0,
        grp_fu_420_p_din1,
        grp_fu_420_p_opcode,
        grp_fu_420_p_dout0,
        grp_fu_420_p_ce,
        grp_fu_424_p_din0,
        grp_fu_424_p_din1,
        grp_fu_424_p_opcode,
        grp_fu_424_p_dout0,
        grp_fu_424_p_ce,
        grp_fu_428_p_din0,
        grp_fu_428_p_din1,
        grp_fu_428_p_opcode,
        grp_fu_428_p_dout0,
        grp_fu_428_p_ce,
        grp_fu_432_p_din0,
        grp_fu_432_p_din1,
        grp_fu_432_p_opcode,
        grp_fu_432_p_dout0,
        grp_fu_432_p_ce,
        grp_fu_436_p_din0,
        grp_fu_436_p_din1,
        grp_fu_436_p_opcode,
        grp_fu_436_p_dout0,
        grp_fu_436_p_ce,
        grp_fu_440_p_din0,
        grp_fu_440_p_din1,
        grp_fu_440_p_opcode,
        grp_fu_440_p_dout0,
        grp_fu_440_p_ce,
        grp_fu_444_p_din0,
        grp_fu_444_p_din1,
        grp_fu_444_p_opcode,
        grp_fu_444_p_dout0,
        grp_fu_444_p_ce,
        grp_fu_448_p_din0,
        grp_fu_448_p_din1,
        grp_fu_448_p_opcode,
        grp_fu_448_p_dout0,
        grp_fu_448_p_ce,
        grp_fu_452_p_din0,
        grp_fu_452_p_din1,
        grp_fu_452_p_opcode,
        grp_fu_452_p_dout0,
        grp_fu_452_p_ce,
        grp_fu_456_p_din0,
        grp_fu_456_p_din1,
        grp_fu_456_p_opcode,
        grp_fu_456_p_dout0,
        grp_fu_456_p_ce,
        grp_fu_460_p_din0,
        grp_fu_460_p_din1,
        grp_fu_460_p_opcode,
        grp_fu_460_p_dout0,
        grp_fu_460_p_ce,
        grp_fu_464_p_din0,
        grp_fu_464_p_din1,
        grp_fu_464_p_opcode,
        grp_fu_464_p_dout0,
        grp_fu_464_p_ce,
        grp_fu_468_p_din0,
        grp_fu_468_p_din1,
        grp_fu_468_p_opcode,
        grp_fu_468_p_dout0,
        grp_fu_468_p_ce,
        grp_fu_472_p_din0,
        grp_fu_472_p_din1,
        grp_fu_472_p_opcode,
        grp_fu_472_p_dout0,
        grp_fu_472_p_ce,
        grp_fu_476_p_din0,
        grp_fu_476_p_din1,
        grp_fu_476_p_opcode,
        grp_fu_476_p_dout0,
        grp_fu_476_p_ce,
        grp_fu_480_p_din0,
        grp_fu_480_p_din1,
        grp_fu_480_p_opcode,
        grp_fu_480_p_dout0,
        grp_fu_480_p_ce,
        grp_fu_484_p_din0,
        grp_fu_484_p_din1,
        grp_fu_484_p_opcode,
        grp_fu_484_p_dout0,
        grp_fu_484_p_ce,
        grp_fu_488_p_din0,
        grp_fu_488_p_din1,
        grp_fu_488_p_opcode,
        grp_fu_488_p_dout0,
        grp_fu_488_p_ce,
        grp_fu_492_p_din0,
        grp_fu_492_p_din1,
        grp_fu_492_p_opcode,
        grp_fu_492_p_dout0,
        grp_fu_492_p_ce,
        grp_fu_496_p_din0,
        grp_fu_496_p_din1,
        grp_fu_496_p_opcode,
        grp_fu_496_p_dout0,
        grp_fu_496_p_ce,
        grp_fu_500_p_din0,
        grp_fu_500_p_din1,
        grp_fu_500_p_dout0,
        grp_fu_500_p_ce,
        grp_fu_504_p_din0,
        grp_fu_504_p_din1,
        grp_fu_504_p_dout0,
        grp_fu_504_p_ce,
        grp_fu_508_p_din0,
        grp_fu_508_p_din1,
        grp_fu_508_p_dout0,
        grp_fu_508_p_ce,
        grp_fu_512_p_din0,
        grp_fu_512_p_din1,
        grp_fu_512_p_dout0,
        grp_fu_512_p_ce,
        grp_fu_516_p_din0,
        grp_fu_516_p_din1,
        grp_fu_516_p_dout0,
        grp_fu_516_p_ce,
        grp_fu_520_p_din0,
        grp_fu_520_p_din1,
        grp_fu_520_p_dout0,
        grp_fu_520_p_ce,
        grp_fu_524_p_din0,
        grp_fu_524_p_din1,
        grp_fu_524_p_dout0,
        grp_fu_524_p_ce,
        grp_fu_528_p_din0,
        grp_fu_528_p_din1,
        grp_fu_528_p_dout0,
        grp_fu_528_p_ce,
        grp_fu_532_p_din0,
        grp_fu_532_p_din1,
        grp_fu_532_p_dout0,
        grp_fu_532_p_ce,
        grp_fu_536_p_din0,
        grp_fu_536_p_din1,
        grp_fu_536_p_dout0,
        grp_fu_536_p_ce,
        grp_fu_540_p_din0,
        grp_fu_540_p_din1,
        grp_fu_540_p_dout0,
        grp_fu_540_p_ce,
        grp_fu_544_p_din0,
        grp_fu_544_p_din1,
        grp_fu_544_p_dout0,
        grp_fu_544_p_ce,
        grp_fu_548_p_din0,
        grp_fu_548_p_din1,
        grp_fu_548_p_dout0,
        grp_fu_548_p_ce,
        grp_fu_552_p_din0,
        grp_fu_552_p_din1,
        grp_fu_552_p_dout0,
        grp_fu_552_p_ce,
        grp_fu_556_p_din0,
        grp_fu_556_p_din1,
        grp_fu_556_p_dout0,
        grp_fu_556_p_ce,
        grp_fu_560_p_din0,
        grp_fu_560_p_din1,
        grp_fu_560_p_dout0,
        grp_fu_560_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] buf1_I_3_address0;
output   buf1_I_3_ce0;
output   buf1_I_3_we0;
output  [31:0] buf1_I_3_d0;
output  [7:0] buf1_I_3_address1;
output   buf1_I_3_ce1;
output   buf1_I_3_we1;
output  [31:0] buf1_I_3_d1;
output  [7:0] buf1_I_2_address0;
output   buf1_I_2_ce0;
output   buf1_I_2_we0;
output  [31:0] buf1_I_2_d0;
output  [7:0] buf1_I_2_address1;
output   buf1_I_2_ce1;
output   buf1_I_2_we1;
output  [31:0] buf1_I_2_d1;
output  [7:0] buf1_I_1_address0;
output   buf1_I_1_ce0;
output   buf1_I_1_we0;
output  [31:0] buf1_I_1_d0;
output  [7:0] buf1_I_1_address1;
output   buf1_I_1_ce1;
output   buf1_I_1_we1;
output  [31:0] buf1_I_1_d1;
output  [7:0] buf1_I_address0;
output   buf1_I_ce0;
output   buf1_I_we0;
output  [31:0] buf1_I_d0;
output  [7:0] buf1_I_address1;
output   buf1_I_ce1;
output   buf1_I_we1;
output  [31:0] buf1_I_d1;
output  [7:0] buf1_R_3_address0;
output   buf1_R_3_ce0;
output   buf1_R_3_we0;
output  [31:0] buf1_R_3_d0;
output  [7:0] buf1_R_3_address1;
output   buf1_R_3_ce1;
output   buf1_R_3_we1;
output  [31:0] buf1_R_3_d1;
output  [7:0] buf1_R_2_address0;
output   buf1_R_2_ce0;
output   buf1_R_2_we0;
output  [31:0] buf1_R_2_d0;
output  [7:0] buf1_R_2_address1;
output   buf1_R_2_ce1;
output   buf1_R_2_we1;
output  [31:0] buf1_R_2_d1;
output  [7:0] buf1_R_1_address0;
output   buf1_R_1_ce0;
output   buf1_R_1_we0;
output  [31:0] buf1_R_1_d0;
output  [7:0] buf1_R_1_address1;
output   buf1_R_1_ce1;
output   buf1_R_1_we1;
output  [31:0] buf1_R_1_d1;
output  [7:0] buf1_R_address0;
output   buf1_R_ce0;
output   buf1_R_we0;
output  [31:0] buf1_R_d0;
output  [7:0] buf1_R_address1;
output   buf1_R_ce1;
output   buf1_R_we1;
output  [31:0] buf1_R_d1;
output  [7:0] buf0_R_address0;
output   buf0_R_ce0;
input  [31:0] buf0_R_q0;
output  [7:0] buf0_R_address1;
output   buf0_R_ce1;
input  [31:0] buf0_R_q1;
output  [7:0] buf0_I_address0;
output   buf0_I_ce0;
input  [31:0] buf0_I_q0;
output  [7:0] buf0_I_address1;
output   buf0_I_ce1;
input  [31:0] buf0_I_q1;
output  [7:0] buf0_R_1_address0;
output   buf0_R_1_ce0;
input  [31:0] buf0_R_1_q0;
output  [7:0] buf0_R_1_address1;
output   buf0_R_1_ce1;
input  [31:0] buf0_R_1_q1;
output  [7:0] buf0_I_1_address0;
output   buf0_I_1_ce0;
input  [31:0] buf0_I_1_q0;
output  [7:0] buf0_I_1_address1;
output   buf0_I_1_ce1;
input  [31:0] buf0_I_1_q1;
output  [7:0] buf0_R_2_address0;
output   buf0_R_2_ce0;
input  [31:0] buf0_R_2_q0;
output  [7:0] buf0_R_2_address1;
output   buf0_R_2_ce1;
input  [31:0] buf0_R_2_q1;
output  [7:0] buf0_I_2_address0;
output   buf0_I_2_ce0;
input  [31:0] buf0_I_2_q0;
output  [7:0] buf0_I_2_address1;
output   buf0_I_2_ce1;
input  [31:0] buf0_I_2_q1;
output  [7:0] buf0_R_3_address0;
output   buf0_R_3_ce0;
input  [31:0] buf0_R_3_q0;
output  [7:0] buf0_R_3_address1;
output   buf0_R_3_ce1;
input  [31:0] buf0_R_3_q1;
output  [7:0] buf0_I_3_address0;
output   buf0_I_3_ce0;
input  [31:0] buf0_I_3_q0;
output  [7:0] buf0_I_3_address1;
output   buf0_I_3_ce1;
input  [31:0] buf0_I_3_q1;
output  [8:0] W_real_address0;
output   W_real_ce0;
input  [31:0] W_real_q0;
output  [8:0] W_real_address1;
output   W_real_ce1;
input  [31:0] W_real_q1;
output  [8:0] W_real_address2;
output   W_real_ce2;
input  [31:0] W_real_q2;
output  [8:0] W_real_address3;
output   W_real_ce3;
input  [31:0] W_real_q3;
output  [8:0] W_imag_address0;
output   W_imag_ce0;
input  [31:0] W_imag_q0;
output  [8:0] W_imag_address1;
output   W_imag_ce1;
input  [31:0] W_imag_q1;
output  [8:0] W_imag_address2;
output   W_imag_ce2;
input  [31:0] W_imag_q2;
output  [8:0] W_imag_address3;
output   W_imag_ce3;
input  [31:0] W_imag_q3;
output  [31:0] grp_fu_404_p_din0;
output  [31:0] grp_fu_404_p_din1;
output  [1:0] grp_fu_404_p_opcode;
input  [31:0] grp_fu_404_p_dout0;
output   grp_fu_404_p_ce;
output  [31:0] grp_fu_408_p_din0;
output  [31:0] grp_fu_408_p_din1;
output  [1:0] grp_fu_408_p_opcode;
input  [31:0] grp_fu_408_p_dout0;
output   grp_fu_408_p_ce;
output  [31:0] grp_fu_412_p_din0;
output  [31:0] grp_fu_412_p_din1;
output  [1:0] grp_fu_412_p_opcode;
input  [31:0] grp_fu_412_p_dout0;
output   grp_fu_412_p_ce;
output  [31:0] grp_fu_416_p_din0;
output  [31:0] grp_fu_416_p_din1;
output  [1:0] grp_fu_416_p_opcode;
input  [31:0] grp_fu_416_p_dout0;
output   grp_fu_416_p_ce;
output  [31:0] grp_fu_420_p_din0;
output  [31:0] grp_fu_420_p_din1;
output  [1:0] grp_fu_420_p_opcode;
input  [31:0] grp_fu_420_p_dout0;
output   grp_fu_420_p_ce;
output  [31:0] grp_fu_424_p_din0;
output  [31:0] grp_fu_424_p_din1;
output  [0:0] grp_fu_424_p_opcode;
input  [31:0] grp_fu_424_p_dout0;
output   grp_fu_424_p_ce;
output  [31:0] grp_fu_428_p_din0;
output  [31:0] grp_fu_428_p_din1;
output  [0:0] grp_fu_428_p_opcode;
input  [31:0] grp_fu_428_p_dout0;
output   grp_fu_428_p_ce;
output  [31:0] grp_fu_432_p_din0;
output  [31:0] grp_fu_432_p_din1;
output  [1:0] grp_fu_432_p_opcode;
input  [31:0] grp_fu_432_p_dout0;
output   grp_fu_432_p_ce;
output  [31:0] grp_fu_436_p_din0;
output  [31:0] grp_fu_436_p_din1;
output  [1:0] grp_fu_436_p_opcode;
input  [31:0] grp_fu_436_p_dout0;
output   grp_fu_436_p_ce;
output  [31:0] grp_fu_440_p_din0;
output  [31:0] grp_fu_440_p_din1;
output  [1:0] grp_fu_440_p_opcode;
input  [31:0] grp_fu_440_p_dout0;
output   grp_fu_440_p_ce;
output  [31:0] grp_fu_444_p_din0;
output  [31:0] grp_fu_444_p_din1;
output  [1:0] grp_fu_444_p_opcode;
input  [31:0] grp_fu_444_p_dout0;
output   grp_fu_444_p_ce;
output  [31:0] grp_fu_448_p_din0;
output  [31:0] grp_fu_448_p_din1;
output  [1:0] grp_fu_448_p_opcode;
input  [31:0] grp_fu_448_p_dout0;
output   grp_fu_448_p_ce;
output  [31:0] grp_fu_452_p_din0;
output  [31:0] grp_fu_452_p_din1;
output  [1:0] grp_fu_452_p_opcode;
input  [31:0] grp_fu_452_p_dout0;
output   grp_fu_452_p_ce;
output  [31:0] grp_fu_456_p_din0;
output  [31:0] grp_fu_456_p_din1;
output  [1:0] grp_fu_456_p_opcode;
input  [31:0] grp_fu_456_p_dout0;
output   grp_fu_456_p_ce;
output  [31:0] grp_fu_460_p_din0;
output  [31:0] grp_fu_460_p_din1;
output  [1:0] grp_fu_460_p_opcode;
input  [31:0] grp_fu_460_p_dout0;
output   grp_fu_460_p_ce;
output  [31:0] grp_fu_464_p_din0;
output  [31:0] grp_fu_464_p_din1;
output  [1:0] grp_fu_464_p_opcode;
input  [31:0] grp_fu_464_p_dout0;
output   grp_fu_464_p_ce;
output  [31:0] grp_fu_468_p_din0;
output  [31:0] grp_fu_468_p_din1;
output  [1:0] grp_fu_468_p_opcode;
input  [31:0] grp_fu_468_p_dout0;
output   grp_fu_468_p_ce;
output  [31:0] grp_fu_472_p_din0;
output  [31:0] grp_fu_472_p_din1;
output  [1:0] grp_fu_472_p_opcode;
input  [31:0] grp_fu_472_p_dout0;
output   grp_fu_472_p_ce;
output  [31:0] grp_fu_476_p_din0;
output  [31:0] grp_fu_476_p_din1;
output  [1:0] grp_fu_476_p_opcode;
input  [31:0] grp_fu_476_p_dout0;
output   grp_fu_476_p_ce;
output  [31:0] grp_fu_480_p_din0;
output  [31:0] grp_fu_480_p_din1;
output  [1:0] grp_fu_480_p_opcode;
input  [31:0] grp_fu_480_p_dout0;
output   grp_fu_480_p_ce;
output  [31:0] grp_fu_484_p_din0;
output  [31:0] grp_fu_484_p_din1;
output  [1:0] grp_fu_484_p_opcode;
input  [31:0] grp_fu_484_p_dout0;
output   grp_fu_484_p_ce;
output  [31:0] grp_fu_488_p_din0;
output  [31:0] grp_fu_488_p_din1;
output  [1:0] grp_fu_488_p_opcode;
input  [31:0] grp_fu_488_p_dout0;
output   grp_fu_488_p_ce;
output  [31:0] grp_fu_492_p_din0;
output  [31:0] grp_fu_492_p_din1;
output  [1:0] grp_fu_492_p_opcode;
input  [31:0] grp_fu_492_p_dout0;
output   grp_fu_492_p_ce;
output  [31:0] grp_fu_496_p_din0;
output  [31:0] grp_fu_496_p_din1;
output  [1:0] grp_fu_496_p_opcode;
input  [31:0] grp_fu_496_p_dout0;
output   grp_fu_496_p_ce;
output  [31:0] grp_fu_500_p_din0;
output  [31:0] grp_fu_500_p_din1;
input  [31:0] grp_fu_500_p_dout0;
output   grp_fu_500_p_ce;
output  [31:0] grp_fu_504_p_din0;
output  [31:0] grp_fu_504_p_din1;
input  [31:0] grp_fu_504_p_dout0;
output   grp_fu_504_p_ce;
output  [31:0] grp_fu_508_p_din0;
output  [31:0] grp_fu_508_p_din1;
input  [31:0] grp_fu_508_p_dout0;
output   grp_fu_508_p_ce;
output  [31:0] grp_fu_512_p_din0;
output  [31:0] grp_fu_512_p_din1;
input  [31:0] grp_fu_512_p_dout0;
output   grp_fu_512_p_ce;
output  [31:0] grp_fu_516_p_din0;
output  [31:0] grp_fu_516_p_din1;
input  [31:0] grp_fu_516_p_dout0;
output   grp_fu_516_p_ce;
output  [31:0] grp_fu_520_p_din0;
output  [31:0] grp_fu_520_p_din1;
input  [31:0] grp_fu_520_p_dout0;
output   grp_fu_520_p_ce;
output  [31:0] grp_fu_524_p_din0;
output  [31:0] grp_fu_524_p_din1;
input  [31:0] grp_fu_524_p_dout0;
output   grp_fu_524_p_ce;
output  [31:0] grp_fu_528_p_din0;
output  [31:0] grp_fu_528_p_din1;
input  [31:0] grp_fu_528_p_dout0;
output   grp_fu_528_p_ce;
output  [31:0] grp_fu_532_p_din0;
output  [31:0] grp_fu_532_p_din1;
input  [31:0] grp_fu_532_p_dout0;
output   grp_fu_532_p_ce;
output  [31:0] grp_fu_536_p_din0;
output  [31:0] grp_fu_536_p_din1;
input  [31:0] grp_fu_536_p_dout0;
output   grp_fu_536_p_ce;
output  [31:0] grp_fu_540_p_din0;
output  [31:0] grp_fu_540_p_din1;
input  [31:0] grp_fu_540_p_dout0;
output   grp_fu_540_p_ce;
output  [31:0] grp_fu_544_p_din0;
output  [31:0] grp_fu_544_p_din1;
input  [31:0] grp_fu_544_p_dout0;
output   grp_fu_544_p_ce;
output  [31:0] grp_fu_548_p_din0;
output  [31:0] grp_fu_548_p_din1;
input  [31:0] grp_fu_548_p_dout0;
output   grp_fu_548_p_ce;
output  [31:0] grp_fu_552_p_din0;
output  [31:0] grp_fu_552_p_din1;
input  [31:0] grp_fu_552_p_dout0;
output   grp_fu_552_p_ce;
output  [31:0] grp_fu_556_p_din0;
output  [31:0] grp_fu_556_p_din1;
input  [31:0] grp_fu_556_p_dout0;
output   grp_fu_556_p_ce;
output  [31:0] grp_fu_560_p_din0;
output  [31:0] grp_fu_560_p_din1;
input  [31:0] grp_fu_560_p_dout0;
output   grp_fu_560_p_ce;

reg ap_idle;
reg buf1_I_3_ce0;
reg buf1_I_3_we0;
reg buf1_I_3_ce1;
reg buf1_I_3_we1;
reg buf1_I_2_ce0;
reg buf1_I_2_we0;
reg buf1_I_2_ce1;
reg buf1_I_2_we1;
reg buf1_I_1_ce0;
reg buf1_I_1_we0;
reg buf1_I_1_ce1;
reg buf1_I_1_we1;
reg buf1_I_ce0;
reg buf1_I_we0;
reg buf1_I_ce1;
reg buf1_I_we1;
reg buf1_R_3_ce0;
reg buf1_R_3_we0;
reg buf1_R_3_ce1;
reg buf1_R_3_we1;
reg buf1_R_2_ce0;
reg buf1_R_2_we0;
reg buf1_R_2_ce1;
reg buf1_R_2_we1;
reg buf1_R_1_ce0;
reg buf1_R_1_we0;
reg buf1_R_1_ce1;
reg buf1_R_1_we1;
reg buf1_R_ce0;
reg buf1_R_we0;
reg buf1_R_ce1;
reg buf1_R_we1;
reg buf0_R_ce0;
reg buf0_R_ce1;
reg buf0_I_ce0;
reg buf0_I_ce1;
reg buf0_R_1_ce0;
reg buf0_R_1_ce1;
reg buf0_I_1_ce0;
reg buf0_I_1_ce1;
reg buf0_R_2_ce0;
reg buf0_R_2_ce1;
reg buf0_I_2_ce0;
reg buf0_I_2_ce1;
reg buf0_R_3_ce0;
reg buf0_R_3_ce1;
reg buf0_I_3_ce0;
reg buf0_I_3_ce1;
reg W_real_ce0;
reg W_real_ce1;
reg W_real_ce2;
reg W_real_ce3;
reg W_imag_ce0;
reg W_imag_ce1;
reg W_imag_ce2;
reg W_imag_ce3;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln68_fu_766_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] empty_26_fu_776_p1;
reg   [5:0] empty_26_reg_1087;
reg   [5:0] empty_26_reg_1087_pp0_iter1_reg;
wire   [9:0] add_ln74_fu_802_p2;
reg   [9:0] add_ln74_reg_1095;
reg   [7:0] lshr_ln77_s_reg_1100;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter1_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter2_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter3_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter4_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter5_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter6_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter7_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter8_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter9_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter10_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter11_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter12_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter13_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter14_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter15_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter16_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter17_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter18_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter19_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter20_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter21_reg;
reg   [7:0] lshr_ln77_s_reg_1100_pp0_iter22_reg;
wire   [9:0] add_ln74_7_fu_828_p2;
reg   [9:0] add_ln74_7_reg_1105;
reg   [7:0] lshr_ln77_8_reg_1110;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter1_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter2_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter3_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter4_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter5_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter6_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter7_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter8_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter9_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter10_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter11_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter12_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter13_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter14_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter15_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter16_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter17_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter18_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter19_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter20_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter21_reg;
reg   [7:0] lshr_ln77_8_reg_1110_pp0_iter22_reg;
wire   [9:0] add_ln74_8_fu_854_p2;
reg   [9:0] add_ln74_8_reg_1115;
reg   [7:0] lshr_ln77_9_reg_1120;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter1_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter2_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter3_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter4_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter5_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter6_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter7_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter8_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter9_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter10_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter11_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter12_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter13_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter14_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter15_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter16_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter17_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter18_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter19_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter20_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter21_reg;
reg   [7:0] lshr_ln77_9_reg_1120_pp0_iter22_reg;
wire   [9:0] add_ln74_9_fu_880_p2;
reg   [9:0] add_ln74_9_reg_1125;
reg   [7:0] lshr_ln77_10_reg_1130;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter1_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter2_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter3_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter4_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter5_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter6_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter7_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter8_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter9_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter10_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter11_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter12_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter13_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter14_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter15_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter16_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter17_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter18_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter19_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter20_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter21_reg;
reg   [7:0] lshr_ln77_10_reg_1130_pp0_iter22_reg;
wire   [9:0] add_ln68_fu_896_p2;
reg   [9:0] add_ln68_reg_1135;
reg   [7:0] lshr_ln79_s_reg_1140;
reg   [7:0] lshr_ln79_7_reg_1145;
reg   [7:0] lshr_ln79_8_reg_1150;
reg   [7:0] lshr_ln79_9_reg_1155;
wire   [63:0] zext_ln79_fu_979_p1;
reg   [63:0] zext_ln79_reg_1170;
reg   [63:0] zext_ln79_reg_1170_pp0_iter3_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter4_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter5_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter6_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter7_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter8_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter9_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter10_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter11_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter12_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter13_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter14_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter15_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter16_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter17_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter18_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter19_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter20_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter21_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter22_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter23_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter24_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter25_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter26_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter27_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter28_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter29_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter30_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter31_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter32_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter33_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter34_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter35_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter36_reg;
reg   [63:0] zext_ln79_reg_1170_pp0_iter37_reg;
wire   [63:0] zext_ln79_8_fu_1003_p1;
reg   [63:0] zext_ln79_8_reg_1196;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter3_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter4_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter5_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter6_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter7_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter8_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter9_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter10_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter11_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter12_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter13_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter14_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter15_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter16_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter17_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter18_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter19_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter20_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter21_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter22_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter23_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter24_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter25_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter26_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter27_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter28_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter29_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter30_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter31_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter32_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter33_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter34_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter35_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter36_reg;
reg   [63:0] zext_ln79_8_reg_1196_pp0_iter37_reg;
wire   [63:0] zext_ln79_9_fu_1027_p1;
reg   [63:0] zext_ln79_9_reg_1222;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter3_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter4_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter5_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter6_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter7_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter8_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter9_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter10_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter11_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter12_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter13_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter14_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter15_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter16_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter17_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter18_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter19_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter20_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter21_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter22_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter23_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter24_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter25_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter26_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter27_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter28_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter29_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter30_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter31_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter32_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter33_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter34_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter35_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter36_reg;
reg   [63:0] zext_ln79_9_reg_1222_pp0_iter37_reg;
wire   [63:0] zext_ln79_10_fu_1051_p1;
reg   [63:0] zext_ln79_10_reg_1248;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter3_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter4_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter5_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter6_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter7_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter8_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter9_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter10_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter11_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter12_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter13_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter14_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter15_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter16_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter17_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter18_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter19_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter20_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter21_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter22_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter23_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter24_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter25_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter26_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter27_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter28_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter29_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter30_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter31_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter32_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter33_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter34_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter35_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter36_reg;
reg   [63:0] zext_ln79_10_reg_1248_pp0_iter37_reg;
reg   [31:0] W_real_load_reg_1264;
reg   [31:0] W_imag_load_reg_1270;
reg   [31:0] buf0_R_load_2_reg_1276;
reg   [31:0] buf0_I_load_2_reg_1282;
reg   [31:0] W_real_load_10_reg_1288;
reg   [31:0] W_imag_load_10_reg_1294;
reg   [31:0] buf0_R_1_load_2_reg_1300;
reg   [31:0] buf0_I_1_load_2_reg_1306;
reg   [31:0] W_real_load_11_reg_1312;
reg   [31:0] W_imag_load_11_reg_1318;
reg   [31:0] buf0_R_2_load_2_reg_1324;
reg   [31:0] buf0_I_2_load_2_reg_1330;
reg   [31:0] W_real_load_12_reg_1336;
reg   [31:0] W_imag_load_12_reg_1342;
reg   [31:0] buf0_R_3_load_2_reg_1348;
reg   [31:0] buf0_I_3_load_2_reg_1354;
reg   [31:0] mul22_i5_reg_1360;
reg   [31:0] mul23_i6_reg_1365;
reg   [31:0] mul24_i5_reg_1370;
reg   [31:0] mul25_i6_reg_1375;
reg   [31:0] mul22_i5_1_reg_1380;
reg   [31:0] mul23_i6_1_reg_1385;
reg   [31:0] mul24_i5_1_reg_1390;
reg   [31:0] mul25_i6_1_reg_1395;
reg   [31:0] mul22_i5_2_reg_1400;
reg   [31:0] mul23_i6_2_reg_1405;
reg   [31:0] mul24_i5_2_reg_1410;
reg   [31:0] mul25_i6_2_reg_1415;
reg   [31:0] mul22_i5_3_reg_1420;
reg   [31:0] mul23_i6_3_reg_1425;
reg   [31:0] mul24_i5_3_reg_1430;
reg   [31:0] mul25_i6_3_reg_1435;
wire   [63:0] zext_ln77_fu_1056_p1;
reg   [63:0] zext_ln77_reg_1440;
reg   [63:0] zext_ln77_reg_1440_pp0_iter24_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter25_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter26_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter27_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter28_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter29_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter30_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter31_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter32_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter33_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter34_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter35_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter36_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter37_reg;
reg   [63:0] zext_ln77_reg_1440_pp0_iter38_reg;
wire   [63:0] zext_ln77_8_fu_1061_p1;
reg   [63:0] zext_ln77_8_reg_1456;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter24_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter25_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter26_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter27_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter28_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter29_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter30_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter31_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter32_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter33_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter34_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter35_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter36_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter37_reg;
reg   [63:0] zext_ln77_8_reg_1456_pp0_iter38_reg;
wire   [63:0] zext_ln77_9_fu_1066_p1;
reg   [63:0] zext_ln77_9_reg_1472;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter24_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter25_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter26_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter27_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter28_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter29_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter30_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter31_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter32_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter33_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter34_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter35_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter36_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter37_reg;
reg   [63:0] zext_ln77_9_reg_1472_pp0_iter38_reg;
wire   [63:0] zext_ln77_10_fu_1071_p1;
reg   [63:0] zext_ln77_10_reg_1488;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter24_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter25_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter26_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter27_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter28_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter29_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter30_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter31_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter32_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter33_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter34_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter35_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter36_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter37_reg;
reg   [63:0] zext_ln77_10_reg_1488_pp0_iter38_reg;
reg   [31:0] buf0_R_load_reg_1504;
reg   [31:0] buf0_I_load_reg_1510;
reg   [31:0] t_R_6_reg_1516;
reg   [31:0] t_I_6_reg_1522;
reg   [31:0] buf0_R_1_load_reg_1528;
reg   [31:0] buf0_I_1_load_reg_1534;
reg   [31:0] t_R_6_1_reg_1540;
reg   [31:0] t_I_6_1_reg_1546;
reg   [31:0] buf0_R_2_load_reg_1552;
reg   [31:0] buf0_I_2_load_reg_1558;
reg   [31:0] t_R_6_2_reg_1564;
reg   [31:0] t_I_6_2_reg_1570;
reg   [31:0] buf0_R_3_load_reg_1576;
reg   [31:0] buf0_I_3_load_reg_1582;
reg   [31:0] t_R_6_3_reg_1588;
reg   [31:0] t_I_6_3_reg_1594;
reg   [31:0] sub27_i6_reg_1600;
reg   [31:0] sub30_i6_reg_1605;
reg   [31:0] add33_i6_reg_1610;
reg   [31:0] add33_i6_reg_1610_pp0_iter38_reg;
reg   [31:0] add36_i6_reg_1615;
reg   [31:0] add36_i6_reg_1615_pp0_iter38_reg;
reg   [31:0] sub27_i6_1_reg_1620;
reg   [31:0] sub30_i6_1_reg_1625;
reg   [31:0] add33_i6_1_reg_1630;
reg   [31:0] add33_i6_1_reg_1630_pp0_iter38_reg;
reg   [31:0] add36_i6_1_reg_1635;
reg   [31:0] add36_i6_1_reg_1635_pp0_iter38_reg;
reg   [31:0] sub27_i6_2_reg_1640;
reg   [31:0] sub30_i6_2_reg_1645;
reg   [31:0] add33_i6_2_reg_1650;
reg   [31:0] add33_i6_2_reg_1650_pp0_iter38_reg;
reg   [31:0] add36_i6_2_reg_1655;
reg   [31:0] add36_i6_2_reg_1655_pp0_iter38_reg;
reg   [31:0] sub27_i6_3_reg_1660;
reg   [31:0] sub30_i6_3_reg_1665;
reg   [31:0] add33_i6_3_reg_1670;
reg   [31:0] add33_i6_3_reg_1670_pp0_iter38_reg;
reg   [31:0] add36_i6_3_reg_1675;
reg   [31:0] add36_i6_3_reg_1675_pp0_iter38_reg;
wire   [63:0] zext_ln72_fu_973_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln72_10_fu_997_p1;
wire   [63:0] zext_ln72_11_fu_1021_p1;
wire   [63:0] zext_ln72_12_fu_1045_p1;
reg   [9:0] i_12_0_fu_96;
reg   [9:0] ap_sig_allocacmp_i_12_0_load;
wire    ap_loop_init;
wire   [2:0] tmp_8_fu_780_p4;
wire   [8:0] and_ln74_4_fu_790_p3;
wire   [9:0] zext_ln74_fu_798_p1;
wire   [8:0] empty_25_fu_772_p1;
wire   [8:0] or_ln68_fu_818_p2;
wire   [9:0] zext_ln68_fu_824_p1;
wire   [8:0] or_ln68_14_fu_844_p2;
wire   [9:0] zext_ln68_5_fu_850_p1;
wire   [8:0] or_ln68_16_fu_870_p2;
wire   [9:0] zext_ln68_6_fu_876_p1;
wire   [9:0] add_ln75_fu_902_p2;
wire   [9:0] add_ln75_7_fu_917_p2;
wire   [9:0] add_ln75_8_fu_932_p2;
wire   [9:0] add_ln75_9_fu_947_p2;
wire   [8:0] shl_ln72_s_fu_966_p3;
wire   [5:0] or_ln68_13_fu_984_p2;
wire   [8:0] shl_ln72_7_fu_989_p3;
wire   [5:0] or_ln68_15_fu_1008_p2;
wire   [8:0] shl_ln72_8_fu_1013_p3;
wire   [5:0] or_ln68_17_fu_1032_p2;
wire   [8:0] shl_ln72_9_fu_1037_p3;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
wire    ap_enable_operation_611;
reg    ap_enable_state39_pp0_iter38_stage0;
wire    ap_enable_operation_629;
reg    ap_enable_state40_pp0_iter39_stage0;
wire    ap_enable_operation_613;
wire    ap_enable_operation_631;
wire    ap_enable_operation_615;
wire    ap_enable_operation_633;
wire    ap_enable_operation_617;
wire    ap_enable_operation_635;
wire    ap_enable_operation_619;
wire    ap_enable_operation_637;
wire    ap_enable_operation_621;
wire    ap_enable_operation_639;
wire    ap_enable_operation_623;
wire    ap_enable_operation_641;
wire    ap_enable_operation_625;
wire    ap_enable_operation_643;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_done_reg = 1'b0;
end

dft_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter38_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_12_0_fu_96 <= 10'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i_12_0_fu_96 <= add_ln68_reg_1135;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_imag_load_10_reg_1294 <= W_imag_q2;
        W_imag_load_11_reg_1318 <= W_imag_q1;
        W_imag_load_12_reg_1342 <= W_imag_q0;
        W_imag_load_reg_1270 <= W_imag_q3;
        W_real_load_10_reg_1288 <= W_real_q2;
        W_real_load_11_reg_1312 <= W_real_q1;
        W_real_load_12_reg_1336 <= W_real_q0;
        W_real_load_reg_1264 <= W_real_q3;
        buf0_I_1_load_2_reg_1306 <= buf0_I_1_q1;
        buf0_I_2_load_2_reg_1330 <= buf0_I_2_q1;
        buf0_I_3_load_2_reg_1354 <= buf0_I_3_q1;
        buf0_I_load_2_reg_1282 <= buf0_I_q1;
        buf0_R_1_load_2_reg_1300 <= buf0_R_1_q1;
        buf0_R_2_load_2_reg_1324 <= buf0_R_2_q1;
        buf0_R_3_load_2_reg_1348 <= buf0_R_3_q1;
        buf0_R_load_2_reg_1276 <= buf0_R_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add33_i6_1_reg_1630 <= grp_fu_460_p_dout0;
        add33_i6_1_reg_1630_pp0_iter38_reg <= add33_i6_1_reg_1630;
        add33_i6_2_reg_1650 <= grp_fu_476_p_dout0;
        add33_i6_2_reg_1650_pp0_iter38_reg <= add33_i6_2_reg_1650;
        add33_i6_3_reg_1670 <= grp_fu_492_p_dout0;
        add33_i6_3_reg_1670_pp0_iter38_reg <= add33_i6_3_reg_1670;
        add33_i6_reg_1610 <= grp_fu_444_p_dout0;
        add33_i6_reg_1610_pp0_iter38_reg <= add33_i6_reg_1610;
        add36_i6_1_reg_1635 <= grp_fu_464_p_dout0;
        add36_i6_1_reg_1635_pp0_iter38_reg <= add36_i6_1_reg_1635;
        add36_i6_2_reg_1655 <= grp_fu_480_p_dout0;
        add36_i6_2_reg_1655_pp0_iter38_reg <= add36_i6_2_reg_1655;
        add36_i6_3_reg_1675 <= grp_fu_496_p_dout0;
        add36_i6_3_reg_1675_pp0_iter38_reg <= add36_i6_3_reg_1675;
        add36_i6_reg_1615 <= grp_fu_448_p_dout0;
        add36_i6_reg_1615_pp0_iter38_reg <= add36_i6_reg_1615;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln77_10_reg_1130_pp0_iter10_reg <= lshr_ln77_10_reg_1130_pp0_iter9_reg;
        lshr_ln77_10_reg_1130_pp0_iter11_reg <= lshr_ln77_10_reg_1130_pp0_iter10_reg;
        lshr_ln77_10_reg_1130_pp0_iter12_reg <= lshr_ln77_10_reg_1130_pp0_iter11_reg;
        lshr_ln77_10_reg_1130_pp0_iter13_reg <= lshr_ln77_10_reg_1130_pp0_iter12_reg;
        lshr_ln77_10_reg_1130_pp0_iter14_reg <= lshr_ln77_10_reg_1130_pp0_iter13_reg;
        lshr_ln77_10_reg_1130_pp0_iter15_reg <= lshr_ln77_10_reg_1130_pp0_iter14_reg;
        lshr_ln77_10_reg_1130_pp0_iter16_reg <= lshr_ln77_10_reg_1130_pp0_iter15_reg;
        lshr_ln77_10_reg_1130_pp0_iter17_reg <= lshr_ln77_10_reg_1130_pp0_iter16_reg;
        lshr_ln77_10_reg_1130_pp0_iter18_reg <= lshr_ln77_10_reg_1130_pp0_iter17_reg;
        lshr_ln77_10_reg_1130_pp0_iter19_reg <= lshr_ln77_10_reg_1130_pp0_iter18_reg;
        lshr_ln77_10_reg_1130_pp0_iter20_reg <= lshr_ln77_10_reg_1130_pp0_iter19_reg;
        lshr_ln77_10_reg_1130_pp0_iter21_reg <= lshr_ln77_10_reg_1130_pp0_iter20_reg;
        lshr_ln77_10_reg_1130_pp0_iter22_reg <= lshr_ln77_10_reg_1130_pp0_iter21_reg;
        lshr_ln77_10_reg_1130_pp0_iter2_reg <= lshr_ln77_10_reg_1130_pp0_iter1_reg;
        lshr_ln77_10_reg_1130_pp0_iter3_reg <= lshr_ln77_10_reg_1130_pp0_iter2_reg;
        lshr_ln77_10_reg_1130_pp0_iter4_reg <= lshr_ln77_10_reg_1130_pp0_iter3_reg;
        lshr_ln77_10_reg_1130_pp0_iter5_reg <= lshr_ln77_10_reg_1130_pp0_iter4_reg;
        lshr_ln77_10_reg_1130_pp0_iter6_reg <= lshr_ln77_10_reg_1130_pp0_iter5_reg;
        lshr_ln77_10_reg_1130_pp0_iter7_reg <= lshr_ln77_10_reg_1130_pp0_iter6_reg;
        lshr_ln77_10_reg_1130_pp0_iter8_reg <= lshr_ln77_10_reg_1130_pp0_iter7_reg;
        lshr_ln77_10_reg_1130_pp0_iter9_reg <= lshr_ln77_10_reg_1130_pp0_iter8_reg;
        lshr_ln77_8_reg_1110_pp0_iter10_reg <= lshr_ln77_8_reg_1110_pp0_iter9_reg;
        lshr_ln77_8_reg_1110_pp0_iter11_reg <= lshr_ln77_8_reg_1110_pp0_iter10_reg;
        lshr_ln77_8_reg_1110_pp0_iter12_reg <= lshr_ln77_8_reg_1110_pp0_iter11_reg;
        lshr_ln77_8_reg_1110_pp0_iter13_reg <= lshr_ln77_8_reg_1110_pp0_iter12_reg;
        lshr_ln77_8_reg_1110_pp0_iter14_reg <= lshr_ln77_8_reg_1110_pp0_iter13_reg;
        lshr_ln77_8_reg_1110_pp0_iter15_reg <= lshr_ln77_8_reg_1110_pp0_iter14_reg;
        lshr_ln77_8_reg_1110_pp0_iter16_reg <= lshr_ln77_8_reg_1110_pp0_iter15_reg;
        lshr_ln77_8_reg_1110_pp0_iter17_reg <= lshr_ln77_8_reg_1110_pp0_iter16_reg;
        lshr_ln77_8_reg_1110_pp0_iter18_reg <= lshr_ln77_8_reg_1110_pp0_iter17_reg;
        lshr_ln77_8_reg_1110_pp0_iter19_reg <= lshr_ln77_8_reg_1110_pp0_iter18_reg;
        lshr_ln77_8_reg_1110_pp0_iter20_reg <= lshr_ln77_8_reg_1110_pp0_iter19_reg;
        lshr_ln77_8_reg_1110_pp0_iter21_reg <= lshr_ln77_8_reg_1110_pp0_iter20_reg;
        lshr_ln77_8_reg_1110_pp0_iter22_reg <= lshr_ln77_8_reg_1110_pp0_iter21_reg;
        lshr_ln77_8_reg_1110_pp0_iter2_reg <= lshr_ln77_8_reg_1110_pp0_iter1_reg;
        lshr_ln77_8_reg_1110_pp0_iter3_reg <= lshr_ln77_8_reg_1110_pp0_iter2_reg;
        lshr_ln77_8_reg_1110_pp0_iter4_reg <= lshr_ln77_8_reg_1110_pp0_iter3_reg;
        lshr_ln77_8_reg_1110_pp0_iter5_reg <= lshr_ln77_8_reg_1110_pp0_iter4_reg;
        lshr_ln77_8_reg_1110_pp0_iter6_reg <= lshr_ln77_8_reg_1110_pp0_iter5_reg;
        lshr_ln77_8_reg_1110_pp0_iter7_reg <= lshr_ln77_8_reg_1110_pp0_iter6_reg;
        lshr_ln77_8_reg_1110_pp0_iter8_reg <= lshr_ln77_8_reg_1110_pp0_iter7_reg;
        lshr_ln77_8_reg_1110_pp0_iter9_reg <= lshr_ln77_8_reg_1110_pp0_iter8_reg;
        lshr_ln77_9_reg_1120_pp0_iter10_reg <= lshr_ln77_9_reg_1120_pp0_iter9_reg;
        lshr_ln77_9_reg_1120_pp0_iter11_reg <= lshr_ln77_9_reg_1120_pp0_iter10_reg;
        lshr_ln77_9_reg_1120_pp0_iter12_reg <= lshr_ln77_9_reg_1120_pp0_iter11_reg;
        lshr_ln77_9_reg_1120_pp0_iter13_reg <= lshr_ln77_9_reg_1120_pp0_iter12_reg;
        lshr_ln77_9_reg_1120_pp0_iter14_reg <= lshr_ln77_9_reg_1120_pp0_iter13_reg;
        lshr_ln77_9_reg_1120_pp0_iter15_reg <= lshr_ln77_9_reg_1120_pp0_iter14_reg;
        lshr_ln77_9_reg_1120_pp0_iter16_reg <= lshr_ln77_9_reg_1120_pp0_iter15_reg;
        lshr_ln77_9_reg_1120_pp0_iter17_reg <= lshr_ln77_9_reg_1120_pp0_iter16_reg;
        lshr_ln77_9_reg_1120_pp0_iter18_reg <= lshr_ln77_9_reg_1120_pp0_iter17_reg;
        lshr_ln77_9_reg_1120_pp0_iter19_reg <= lshr_ln77_9_reg_1120_pp0_iter18_reg;
        lshr_ln77_9_reg_1120_pp0_iter20_reg <= lshr_ln77_9_reg_1120_pp0_iter19_reg;
        lshr_ln77_9_reg_1120_pp0_iter21_reg <= lshr_ln77_9_reg_1120_pp0_iter20_reg;
        lshr_ln77_9_reg_1120_pp0_iter22_reg <= lshr_ln77_9_reg_1120_pp0_iter21_reg;
        lshr_ln77_9_reg_1120_pp0_iter2_reg <= lshr_ln77_9_reg_1120_pp0_iter1_reg;
        lshr_ln77_9_reg_1120_pp0_iter3_reg <= lshr_ln77_9_reg_1120_pp0_iter2_reg;
        lshr_ln77_9_reg_1120_pp0_iter4_reg <= lshr_ln77_9_reg_1120_pp0_iter3_reg;
        lshr_ln77_9_reg_1120_pp0_iter5_reg <= lshr_ln77_9_reg_1120_pp0_iter4_reg;
        lshr_ln77_9_reg_1120_pp0_iter6_reg <= lshr_ln77_9_reg_1120_pp0_iter5_reg;
        lshr_ln77_9_reg_1120_pp0_iter7_reg <= lshr_ln77_9_reg_1120_pp0_iter6_reg;
        lshr_ln77_9_reg_1120_pp0_iter8_reg <= lshr_ln77_9_reg_1120_pp0_iter7_reg;
        lshr_ln77_9_reg_1120_pp0_iter9_reg <= lshr_ln77_9_reg_1120_pp0_iter8_reg;
        lshr_ln77_s_reg_1100_pp0_iter10_reg <= lshr_ln77_s_reg_1100_pp0_iter9_reg;
        lshr_ln77_s_reg_1100_pp0_iter11_reg <= lshr_ln77_s_reg_1100_pp0_iter10_reg;
        lshr_ln77_s_reg_1100_pp0_iter12_reg <= lshr_ln77_s_reg_1100_pp0_iter11_reg;
        lshr_ln77_s_reg_1100_pp0_iter13_reg <= lshr_ln77_s_reg_1100_pp0_iter12_reg;
        lshr_ln77_s_reg_1100_pp0_iter14_reg <= lshr_ln77_s_reg_1100_pp0_iter13_reg;
        lshr_ln77_s_reg_1100_pp0_iter15_reg <= lshr_ln77_s_reg_1100_pp0_iter14_reg;
        lshr_ln77_s_reg_1100_pp0_iter16_reg <= lshr_ln77_s_reg_1100_pp0_iter15_reg;
        lshr_ln77_s_reg_1100_pp0_iter17_reg <= lshr_ln77_s_reg_1100_pp0_iter16_reg;
        lshr_ln77_s_reg_1100_pp0_iter18_reg <= lshr_ln77_s_reg_1100_pp0_iter17_reg;
        lshr_ln77_s_reg_1100_pp0_iter19_reg <= lshr_ln77_s_reg_1100_pp0_iter18_reg;
        lshr_ln77_s_reg_1100_pp0_iter20_reg <= lshr_ln77_s_reg_1100_pp0_iter19_reg;
        lshr_ln77_s_reg_1100_pp0_iter21_reg <= lshr_ln77_s_reg_1100_pp0_iter20_reg;
        lshr_ln77_s_reg_1100_pp0_iter22_reg <= lshr_ln77_s_reg_1100_pp0_iter21_reg;
        lshr_ln77_s_reg_1100_pp0_iter2_reg <= lshr_ln77_s_reg_1100_pp0_iter1_reg;
        lshr_ln77_s_reg_1100_pp0_iter3_reg <= lshr_ln77_s_reg_1100_pp0_iter2_reg;
        lshr_ln77_s_reg_1100_pp0_iter4_reg <= lshr_ln77_s_reg_1100_pp0_iter3_reg;
        lshr_ln77_s_reg_1100_pp0_iter5_reg <= lshr_ln77_s_reg_1100_pp0_iter4_reg;
        lshr_ln77_s_reg_1100_pp0_iter6_reg <= lshr_ln77_s_reg_1100_pp0_iter5_reg;
        lshr_ln77_s_reg_1100_pp0_iter7_reg <= lshr_ln77_s_reg_1100_pp0_iter6_reg;
        lshr_ln77_s_reg_1100_pp0_iter8_reg <= lshr_ln77_s_reg_1100_pp0_iter7_reg;
        lshr_ln77_s_reg_1100_pp0_iter9_reg <= lshr_ln77_s_reg_1100_pp0_iter8_reg;
        mul22_i5_1_reg_1380 <= grp_fu_516_p_dout0;
        mul22_i5_2_reg_1400 <= grp_fu_532_p_dout0;
        mul22_i5_3_reg_1420 <= grp_fu_548_p_dout0;
        mul22_i5_reg_1360 <= grp_fu_500_p_dout0;
        mul23_i6_1_reg_1385 <= grp_fu_520_p_dout0;
        mul23_i6_2_reg_1405 <= grp_fu_536_p_dout0;
        mul23_i6_3_reg_1425 <= grp_fu_552_p_dout0;
        mul23_i6_reg_1365 <= grp_fu_504_p_dout0;
        mul24_i5_1_reg_1390 <= grp_fu_524_p_dout0;
        mul24_i5_2_reg_1410 <= grp_fu_540_p_dout0;
        mul24_i5_3_reg_1430 <= grp_fu_556_p_dout0;
        mul24_i5_reg_1370 <= grp_fu_508_p_dout0;
        mul25_i6_1_reg_1395 <= grp_fu_528_p_dout0;
        mul25_i6_2_reg_1415 <= grp_fu_544_p_dout0;
        mul25_i6_3_reg_1435 <= grp_fu_560_p_dout0;
        mul25_i6_reg_1375 <= grp_fu_512_p_dout0;
        sub27_i6_1_reg_1620 <= grp_fu_452_p_dout0;
        sub27_i6_2_reg_1640 <= grp_fu_468_p_dout0;
        sub27_i6_3_reg_1660 <= grp_fu_484_p_dout0;
        sub27_i6_reg_1600 <= grp_fu_436_p_dout0;
        sub30_i6_1_reg_1625 <= grp_fu_456_p_dout0;
        sub30_i6_2_reg_1645 <= grp_fu_472_p_dout0;
        sub30_i6_3_reg_1665 <= grp_fu_488_p_dout0;
        sub30_i6_reg_1605 <= grp_fu_440_p_dout0;
        t_I_6_1_reg_1546 <= grp_fu_416_p_dout0;
        t_I_6_2_reg_1570 <= grp_fu_424_p_dout0;
        t_I_6_3_reg_1594 <= grp_fu_432_p_dout0;
        t_I_6_reg_1522 <= grp_fu_408_p_dout0;
        t_R_6_1_reg_1540 <= grp_fu_412_p_dout0;
        t_R_6_2_reg_1564 <= grp_fu_420_p_dout0;
        t_R_6_3_reg_1588 <= grp_fu_428_p_dout0;
        t_R_6_reg_1516 <= grp_fu_404_p_dout0;
        zext_ln77_10_reg_1488[7 : 0] <= zext_ln77_10_fu_1071_p1[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter24_reg[7 : 0] <= zext_ln77_10_reg_1488[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter25_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter24_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter26_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter25_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter27_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter26_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter28_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter27_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter29_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter28_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter30_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter29_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter31_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter30_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter32_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter31_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter33_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter32_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter34_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter33_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter35_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter34_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter36_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter35_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter37_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter36_reg[7 : 0];
        zext_ln77_10_reg_1488_pp0_iter38_reg[7 : 0] <= zext_ln77_10_reg_1488_pp0_iter37_reg[7 : 0];
        zext_ln77_8_reg_1456[7 : 0] <= zext_ln77_8_fu_1061_p1[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter24_reg[7 : 0] <= zext_ln77_8_reg_1456[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter25_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter24_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter26_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter25_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter27_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter26_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter28_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter27_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter29_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter28_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter30_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter29_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter31_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter30_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter32_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter31_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter33_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter32_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter34_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter33_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter35_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter34_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter36_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter35_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter37_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter36_reg[7 : 0];
        zext_ln77_8_reg_1456_pp0_iter38_reg[7 : 0] <= zext_ln77_8_reg_1456_pp0_iter37_reg[7 : 0];
        zext_ln77_9_reg_1472[7 : 0] <= zext_ln77_9_fu_1066_p1[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter24_reg[7 : 0] <= zext_ln77_9_reg_1472[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter25_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter24_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter26_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter25_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter27_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter26_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter28_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter27_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter29_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter28_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter30_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter29_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter31_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter30_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter32_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter31_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter33_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter32_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter34_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter33_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter35_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter34_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter36_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter35_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter37_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter36_reg[7 : 0];
        zext_ln77_9_reg_1472_pp0_iter38_reg[7 : 0] <= zext_ln77_9_reg_1472_pp0_iter37_reg[7 : 0];
        zext_ln77_reg_1440[7 : 0] <= zext_ln77_fu_1056_p1[7 : 0];
        zext_ln77_reg_1440_pp0_iter24_reg[7 : 0] <= zext_ln77_reg_1440[7 : 0];
        zext_ln77_reg_1440_pp0_iter25_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter24_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter26_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter25_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter27_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter26_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter28_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter27_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter29_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter28_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter30_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter29_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter31_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter30_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter32_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter31_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter33_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter32_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter34_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter33_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter35_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter34_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter36_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter35_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter37_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter36_reg[7 : 0];
        zext_ln77_reg_1440_pp0_iter38_reg[7 : 0] <= zext_ln77_reg_1440_pp0_iter37_reg[7 : 0];
        zext_ln79_10_reg_1248[7 : 0] <= zext_ln79_10_fu_1051_p1[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter10_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter9_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter11_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter10_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter12_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter11_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter13_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter12_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter14_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter13_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter15_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter14_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter16_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter15_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter17_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter16_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter18_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter17_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter19_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter18_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter20_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter19_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter21_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter20_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter22_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter21_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter23_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter22_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter24_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter23_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter25_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter24_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter26_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter25_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter27_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter26_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter28_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter27_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter29_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter28_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter30_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter29_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter31_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter30_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter32_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter31_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter33_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter32_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter34_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter33_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter35_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter34_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter36_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter35_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter37_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter36_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter3_reg[7 : 0] <= zext_ln79_10_reg_1248[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter4_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter3_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter5_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter4_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter6_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter5_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter7_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter6_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter8_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter7_reg[7 : 0];
        zext_ln79_10_reg_1248_pp0_iter9_reg[7 : 0] <= zext_ln79_10_reg_1248_pp0_iter8_reg[7 : 0];
        zext_ln79_8_reg_1196[7 : 0] <= zext_ln79_8_fu_1003_p1[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter10_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter9_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter11_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter10_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter12_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter11_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter13_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter12_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter14_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter13_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter15_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter14_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter16_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter15_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter17_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter16_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter18_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter17_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter19_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter18_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter20_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter19_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter21_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter20_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter22_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter21_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter23_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter22_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter24_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter23_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter25_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter24_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter26_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter25_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter27_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter26_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter28_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter27_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter29_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter28_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter30_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter29_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter31_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter30_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter32_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter31_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter33_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter32_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter34_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter33_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter35_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter34_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter36_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter35_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter37_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter36_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter3_reg[7 : 0] <= zext_ln79_8_reg_1196[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter4_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter3_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter5_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter4_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter6_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter5_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter7_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter6_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter8_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter7_reg[7 : 0];
        zext_ln79_8_reg_1196_pp0_iter9_reg[7 : 0] <= zext_ln79_8_reg_1196_pp0_iter8_reg[7 : 0];
        zext_ln79_9_reg_1222[7 : 0] <= zext_ln79_9_fu_1027_p1[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter10_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter9_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter11_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter10_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter12_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter11_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter13_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter12_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter14_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter13_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter15_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter14_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter16_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter15_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter17_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter16_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter18_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter17_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter19_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter18_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter20_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter19_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter21_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter20_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter22_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter21_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter23_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter22_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter24_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter23_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter25_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter24_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter26_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter25_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter27_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter26_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter28_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter27_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter29_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter28_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter30_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter29_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter31_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter30_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter32_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter31_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter33_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter32_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter34_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter33_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter35_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter34_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter36_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter35_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter37_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter36_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter3_reg[7 : 0] <= zext_ln79_9_reg_1222[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter4_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter3_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter5_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter4_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter6_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter5_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter7_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter6_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter8_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter7_reg[7 : 0];
        zext_ln79_9_reg_1222_pp0_iter9_reg[7 : 0] <= zext_ln79_9_reg_1222_pp0_iter8_reg[7 : 0];
        zext_ln79_reg_1170[7 : 0] <= zext_ln79_fu_979_p1[7 : 0];
        zext_ln79_reg_1170_pp0_iter10_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter9_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter11_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter10_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter12_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter11_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter13_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter12_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter14_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter13_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter15_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter14_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter16_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter15_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter17_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter16_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter18_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter17_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter19_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter18_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter20_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter19_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter21_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter20_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter22_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter21_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter23_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter22_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter24_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter23_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter25_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter24_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter26_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter25_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter27_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter26_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter28_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter27_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter29_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter28_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter30_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter29_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter31_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter30_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter32_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter31_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter33_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter32_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter34_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter33_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter35_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter34_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter36_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter35_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter37_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter36_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter3_reg[7 : 0] <= zext_ln79_reg_1170[7 : 0];
        zext_ln79_reg_1170_pp0_iter4_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter3_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter5_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter4_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter6_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter5_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter7_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter6_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter8_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter7_reg[7 : 0];
        zext_ln79_reg_1170_pp0_iter9_reg[7 : 0] <= zext_ln79_reg_1170_pp0_iter8_reg[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln68_fu_766_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln68_reg_1135 <= add_ln68_fu_896_p2;
        add_ln74_7_reg_1105[9 : 1] <= add_ln74_7_fu_828_p2[9 : 1];
        add_ln74_8_reg_1115 <= add_ln74_8_fu_854_p2;
        add_ln74_9_reg_1125[9 : 2] <= add_ln74_9_fu_880_p2[9 : 2];
        add_ln74_reg_1095 <= add_ln74_fu_802_p2;
        empty_26_reg_1087 <= empty_26_fu_776_p1;
        lshr_ln77_10_reg_1130 <= {{add_ln74_9_fu_880_p2[9:2]}};
        lshr_ln77_8_reg_1110 <= {{add_ln74_7_fu_828_p2[9:2]}};
        lshr_ln77_9_reg_1120 <= {{add_ln74_8_fu_854_p2[9:2]}};
        lshr_ln77_s_reg_1100 <= {{add_ln74_fu_802_p2[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_26_reg_1087_pp0_iter1_reg <= empty_26_reg_1087;
        lshr_ln77_10_reg_1130_pp0_iter1_reg <= lshr_ln77_10_reg_1130;
        lshr_ln77_8_reg_1110_pp0_iter1_reg <= lshr_ln77_8_reg_1110;
        lshr_ln77_9_reg_1120_pp0_iter1_reg <= lshr_ln77_9_reg_1120;
        lshr_ln77_s_reg_1100_pp0_iter1_reg <= lshr_ln77_s_reg_1100;
        lshr_ln79_7_reg_1145 <= {{add_ln75_7_fu_917_p2[9:2]}};
        lshr_ln79_8_reg_1150 <= {{add_ln75_8_fu_932_p2[9:2]}};
        lshr_ln79_9_reg_1155 <= {{add_ln75_9_fu_947_p2[9:2]}};
        lshr_ln79_s_reg_1140 <= {{add_ln75_fu_902_p2[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_1_load_reg_1534 <= buf0_I_1_q0;
        buf0_I_2_load_reg_1558 <= buf0_I_2_q0;
        buf0_I_3_load_reg_1582 <= buf0_I_3_q0;
        buf0_I_load_reg_1510 <= buf0_I_q0;
        buf0_R_1_load_reg_1528 <= buf0_R_1_q0;
        buf0_R_2_load_reg_1552 <= buf0_R_2_q0;
        buf0_R_3_load_reg_1576 <= buf0_R_3_q0;
        buf0_R_load_reg_1504 <= buf0_R_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_imag_ce0 = 1'b1;
    end else begin
        W_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_imag_ce1 = 1'b1;
    end else begin
        W_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_imag_ce2 = 1'b1;
    end else begin
        W_imag_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_imag_ce3 = 1'b1;
    end else begin
        W_imag_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_real_ce0 = 1'b1;
    end else begin
        W_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_real_ce1 = 1'b1;
    end else begin
        W_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_real_ce2 = 1'b1;
    end else begin
        W_real_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        W_real_ce3 = 1'b1;
    end else begin
        W_real_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln68_fu_766_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter38_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_i_12_0_load = 10'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_i_12_0_load = add_ln68_reg_1135;
        end else begin
            ap_sig_allocacmp_i_12_0_load = i_12_0_fu_96;
        end
    end else begin
        ap_sig_allocacmp_i_12_0_load = i_12_0_fu_96;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_1_ce0 = 1'b1;
    end else begin
        buf0_I_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_1_ce1 = 1'b1;
    end else begin
        buf0_I_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_2_ce0 = 1'b1;
    end else begin
        buf0_I_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_2_ce1 = 1'b1;
    end else begin
        buf0_I_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_3_ce0 = 1'b1;
    end else begin
        buf0_I_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_3_ce1 = 1'b1;
    end else begin
        buf0_I_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_ce0 = 1'b1;
    end else begin
        buf0_I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_I_ce1 = 1'b1;
    end else begin
        buf0_I_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_R_1_ce0 = 1'b1;
    end else begin
        buf0_R_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_R_1_ce1 = 1'b1;
    end else begin
        buf0_R_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_R_2_ce0 = 1'b1;
    end else begin
        buf0_R_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_R_2_ce1 = 1'b1;
    end else begin
        buf0_R_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_R_3_ce0 = 1'b1;
    end else begin
        buf0_R_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_R_3_ce1 = 1'b1;
    end else begin
        buf0_R_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_R_ce0 = 1'b1;
    end else begin
        buf0_R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf0_R_ce1 = 1'b1;
    end else begin
        buf0_R_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_I_1_ce0 = 1'b1;
    end else begin
        buf1_I_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_I_1_ce1 = 1'b1;
    end else begin
        buf1_I_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_I_1_we0 = 1'b1;
    end else begin
        buf1_I_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_I_1_we1 = 1'b1;
    end else begin
        buf1_I_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_I_2_ce0 = 1'b1;
    end else begin
        buf1_I_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_I_2_ce1 = 1'b1;
    end else begin
        buf1_I_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_I_2_we0 = 1'b1;
    end else begin
        buf1_I_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_I_2_we1 = 1'b1;
    end else begin
        buf1_I_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_I_3_ce0 = 1'b1;
    end else begin
        buf1_I_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_I_3_ce1 = 1'b1;
    end else begin
        buf1_I_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_I_3_we0 = 1'b1;
    end else begin
        buf1_I_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_I_3_we1 = 1'b1;
    end else begin
        buf1_I_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_I_ce0 = 1'b1;
    end else begin
        buf1_I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_I_ce1 = 1'b1;
    end else begin
        buf1_I_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_I_we0 = 1'b1;
    end else begin
        buf1_I_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_I_we1 = 1'b1;
    end else begin
        buf1_I_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_R_1_ce0 = 1'b1;
    end else begin
        buf1_R_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_R_1_ce1 = 1'b1;
    end else begin
        buf1_R_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_R_1_we0 = 1'b1;
    end else begin
        buf1_R_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_R_1_we1 = 1'b1;
    end else begin
        buf1_R_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_R_2_ce0 = 1'b1;
    end else begin
        buf1_R_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_R_2_ce1 = 1'b1;
    end else begin
        buf1_R_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_R_2_we0 = 1'b1;
    end else begin
        buf1_R_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_R_2_we1 = 1'b1;
    end else begin
        buf1_R_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_R_3_ce0 = 1'b1;
    end else begin
        buf1_R_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_R_3_ce1 = 1'b1;
    end else begin
        buf1_R_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_R_3_we0 = 1'b1;
    end else begin
        buf1_R_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_R_3_we1 = 1'b1;
    end else begin
        buf1_R_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_R_ce0 = 1'b1;
    end else begin
        buf1_R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_R_ce1 = 1'b1;
    end else begin
        buf1_R_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        buf1_R_we0 = 1'b1;
    end else begin
        buf1_R_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        buf1_R_we1 = 1'b1;
    end else begin
        buf1_R_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_imag_address0 = zext_ln72_12_fu_1045_p1;

assign W_imag_address1 = zext_ln72_11_fu_1021_p1;

assign W_imag_address2 = zext_ln72_10_fu_997_p1;

assign W_imag_address3 = zext_ln72_fu_973_p1;

assign W_real_address0 = zext_ln72_12_fu_1045_p1;

assign W_real_address1 = zext_ln72_11_fu_1021_p1;

assign W_real_address2 = zext_ln72_10_fu_997_p1;

assign W_real_address3 = zext_ln72_fu_973_p1;

assign add_ln68_fu_896_p2 = (ap_sig_allocacmp_i_12_0_load + 10'd4);

assign add_ln74_7_fu_828_p2 = (zext_ln74_fu_798_p1 + zext_ln68_fu_824_p1);

assign add_ln74_8_fu_854_p2 = (zext_ln74_fu_798_p1 + zext_ln68_5_fu_850_p1);

assign add_ln74_9_fu_880_p2 = (zext_ln74_fu_798_p1 + zext_ln68_6_fu_876_p1);

assign add_ln74_fu_802_p2 = (zext_ln74_fu_798_p1 + ap_sig_allocacmp_i_12_0_load);

assign add_ln75_7_fu_917_p2 = (add_ln74_7_reg_1105 + 10'd64);

assign add_ln75_8_fu_932_p2 = (add_ln74_8_reg_1115 + 10'd64);

assign add_ln75_9_fu_947_p2 = (add_ln74_9_reg_1125 + 10'd64);

assign add_ln75_fu_902_p2 = (add_ln74_reg_1095 + 10'd64);

assign and_ln74_4_fu_790_p3 = {{tmp_8_fu_780_p4}, {6'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_operation_611 = (1'b1 == 1'b1);

assign ap_enable_operation_613 = (1'b1 == 1'b1);

assign ap_enable_operation_615 = (1'b1 == 1'b1);

assign ap_enable_operation_617 = (1'b1 == 1'b1);

assign ap_enable_operation_619 = (1'b1 == 1'b1);

assign ap_enable_operation_621 = (1'b1 == 1'b1);

assign ap_enable_operation_623 = (1'b1 == 1'b1);

assign ap_enable_operation_625 = (1'b1 == 1'b1);

assign ap_enable_operation_629 = (1'b1 == 1'b1);

assign ap_enable_operation_631 = (1'b1 == 1'b1);

assign ap_enable_operation_633 = (1'b1 == 1'b1);

assign ap_enable_operation_635 = (1'b1 == 1'b1);

assign ap_enable_operation_637 = (1'b1 == 1'b1);

assign ap_enable_operation_639 = (1'b1 == 1'b1);

assign ap_enable_operation_641 = (1'b1 == 1'b1);

assign ap_enable_operation_643 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state39_pp0_iter38_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1));
end

always @ (*) begin
    ap_enable_state40_pp0_iter39_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter39 == 1'b1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign buf0_I_1_address0 = zext_ln77_8_fu_1061_p1;

assign buf0_I_1_address1 = zext_ln79_8_fu_1003_p1;

assign buf0_I_2_address0 = zext_ln77_9_fu_1066_p1;

assign buf0_I_2_address1 = zext_ln79_9_fu_1027_p1;

assign buf0_I_3_address0 = zext_ln77_10_fu_1071_p1;

assign buf0_I_3_address1 = zext_ln79_10_fu_1051_p1;

assign buf0_I_address0 = zext_ln77_fu_1056_p1;

assign buf0_I_address1 = zext_ln79_fu_979_p1;

assign buf0_R_1_address0 = zext_ln77_8_fu_1061_p1;

assign buf0_R_1_address1 = zext_ln79_8_fu_1003_p1;

assign buf0_R_2_address0 = zext_ln77_9_fu_1066_p1;

assign buf0_R_2_address1 = zext_ln79_9_fu_1027_p1;

assign buf0_R_3_address0 = zext_ln77_10_fu_1071_p1;

assign buf0_R_3_address1 = zext_ln79_10_fu_1051_p1;

assign buf0_R_address0 = zext_ln77_fu_1056_p1;

assign buf0_R_address1 = zext_ln79_fu_979_p1;

assign buf1_I_1_address0 = zext_ln77_8_reg_1456_pp0_iter38_reg;

assign buf1_I_1_address1 = zext_ln79_8_reg_1196_pp0_iter37_reg;

assign buf1_I_1_d0 = add36_i6_1_reg_1635_pp0_iter38_reg;

assign buf1_I_1_d1 = sub30_i6_1_reg_1625;

assign buf1_I_2_address0 = zext_ln77_9_reg_1472_pp0_iter38_reg;

assign buf1_I_2_address1 = zext_ln79_9_reg_1222_pp0_iter37_reg;

assign buf1_I_2_d0 = add36_i6_2_reg_1655_pp0_iter38_reg;

assign buf1_I_2_d1 = sub30_i6_2_reg_1645;

assign buf1_I_3_address0 = zext_ln77_10_reg_1488_pp0_iter38_reg;

assign buf1_I_3_address1 = zext_ln79_10_reg_1248_pp0_iter37_reg;

assign buf1_I_3_d0 = add36_i6_3_reg_1675_pp0_iter38_reg;

assign buf1_I_3_d1 = sub30_i6_3_reg_1665;

assign buf1_I_address0 = zext_ln77_reg_1440_pp0_iter38_reg;

assign buf1_I_address1 = zext_ln79_reg_1170_pp0_iter37_reg;

assign buf1_I_d0 = add36_i6_reg_1615_pp0_iter38_reg;

assign buf1_I_d1 = sub30_i6_reg_1605;

assign buf1_R_1_address0 = zext_ln77_8_reg_1456_pp0_iter38_reg;

assign buf1_R_1_address1 = zext_ln79_8_reg_1196_pp0_iter37_reg;

assign buf1_R_1_d0 = add33_i6_1_reg_1630_pp0_iter38_reg;

assign buf1_R_1_d1 = sub27_i6_1_reg_1620;

assign buf1_R_2_address0 = zext_ln77_9_reg_1472_pp0_iter38_reg;

assign buf1_R_2_address1 = zext_ln79_9_reg_1222_pp0_iter37_reg;

assign buf1_R_2_d0 = add33_i6_2_reg_1650_pp0_iter38_reg;

assign buf1_R_2_d1 = sub27_i6_2_reg_1640;

assign buf1_R_3_address0 = zext_ln77_10_reg_1488_pp0_iter38_reg;

assign buf1_R_3_address1 = zext_ln79_10_reg_1248_pp0_iter37_reg;

assign buf1_R_3_d0 = add33_i6_3_reg_1670_pp0_iter38_reg;

assign buf1_R_3_d1 = sub27_i6_3_reg_1660;

assign buf1_R_address0 = zext_ln77_reg_1440_pp0_iter38_reg;

assign buf1_R_address1 = zext_ln79_reg_1170_pp0_iter37_reg;

assign buf1_R_d0 = add33_i6_reg_1610_pp0_iter38_reg;

assign buf1_R_d1 = sub27_i6_reg_1600;

assign empty_25_fu_772_p1 = ap_sig_allocacmp_i_12_0_load[8:0];

assign empty_26_fu_776_p1 = ap_sig_allocacmp_i_12_0_load[5:0];

assign grp_fu_404_p_ce = 1'b1;

assign grp_fu_404_p_din0 = mul22_i5_reg_1360;

assign grp_fu_404_p_din1 = mul23_i6_reg_1365;

assign grp_fu_404_p_opcode = 2'd1;

assign grp_fu_408_p_ce = 1'b1;

assign grp_fu_408_p_din0 = mul24_i5_reg_1370;

assign grp_fu_408_p_din1 = mul25_i6_reg_1375;

assign grp_fu_408_p_opcode = 2'd0;

assign grp_fu_412_p_ce = 1'b1;

assign grp_fu_412_p_din0 = mul22_i5_1_reg_1380;

assign grp_fu_412_p_din1 = mul23_i6_1_reg_1385;

assign grp_fu_412_p_opcode = 2'd1;

assign grp_fu_416_p_ce = 1'b1;

assign grp_fu_416_p_din0 = mul24_i5_1_reg_1390;

assign grp_fu_416_p_din1 = mul25_i6_1_reg_1395;

assign grp_fu_416_p_opcode = 2'd0;

assign grp_fu_420_p_ce = 1'b1;

assign grp_fu_420_p_din0 = mul22_i5_2_reg_1400;

assign grp_fu_420_p_din1 = mul23_i6_2_reg_1405;

assign grp_fu_420_p_opcode = 2'd1;

assign grp_fu_424_p_ce = 1'b1;

assign grp_fu_424_p_din0 = mul24_i5_2_reg_1410;

assign grp_fu_424_p_din1 = mul25_i6_2_reg_1415;

assign grp_fu_424_p_opcode = 2'd0;

assign grp_fu_428_p_ce = 1'b1;

assign grp_fu_428_p_din0 = mul22_i5_3_reg_1420;

assign grp_fu_428_p_din1 = mul23_i6_3_reg_1425;

assign grp_fu_428_p_opcode = 2'd1;

assign grp_fu_432_p_ce = 1'b1;

assign grp_fu_432_p_din0 = mul24_i5_3_reg_1430;

assign grp_fu_432_p_din1 = mul25_i6_3_reg_1435;

assign grp_fu_432_p_opcode = 2'd0;

assign grp_fu_436_p_ce = 1'b1;

assign grp_fu_436_p_din0 = buf0_R_load_reg_1504;

assign grp_fu_436_p_din1 = t_R_6_reg_1516;

assign grp_fu_436_p_opcode = 2'd1;

assign grp_fu_440_p_ce = 1'b1;

assign grp_fu_440_p_din0 = buf0_I_load_reg_1510;

assign grp_fu_440_p_din1 = t_I_6_reg_1522;

assign grp_fu_440_p_opcode = 2'd1;

assign grp_fu_444_p_ce = 1'b1;

assign grp_fu_444_p_din0 = buf0_R_load_reg_1504;

assign grp_fu_444_p_din1 = t_R_6_reg_1516;

assign grp_fu_444_p_opcode = 2'd0;

assign grp_fu_448_p_ce = 1'b1;

assign grp_fu_448_p_din0 = buf0_I_load_reg_1510;

assign grp_fu_448_p_din1 = t_I_6_reg_1522;

assign grp_fu_448_p_opcode = 2'd0;

assign grp_fu_452_p_ce = 1'b1;

assign grp_fu_452_p_din0 = buf0_R_1_load_reg_1528;

assign grp_fu_452_p_din1 = t_R_6_1_reg_1540;

assign grp_fu_452_p_opcode = 2'd1;

assign grp_fu_456_p_ce = 1'b1;

assign grp_fu_456_p_din0 = buf0_I_1_load_reg_1534;

assign grp_fu_456_p_din1 = t_I_6_1_reg_1546;

assign grp_fu_456_p_opcode = 2'd1;

assign grp_fu_460_p_ce = 1'b1;

assign grp_fu_460_p_din0 = buf0_R_1_load_reg_1528;

assign grp_fu_460_p_din1 = t_R_6_1_reg_1540;

assign grp_fu_460_p_opcode = 2'd0;

assign grp_fu_464_p_ce = 1'b1;

assign grp_fu_464_p_din0 = buf0_I_1_load_reg_1534;

assign grp_fu_464_p_din1 = t_I_6_1_reg_1546;

assign grp_fu_464_p_opcode = 2'd0;

assign grp_fu_468_p_ce = 1'b1;

assign grp_fu_468_p_din0 = buf0_R_2_load_reg_1552;

assign grp_fu_468_p_din1 = t_R_6_2_reg_1564;

assign grp_fu_468_p_opcode = 2'd1;

assign grp_fu_472_p_ce = 1'b1;

assign grp_fu_472_p_din0 = buf0_I_2_load_reg_1558;

assign grp_fu_472_p_din1 = t_I_6_2_reg_1570;

assign grp_fu_472_p_opcode = 2'd1;

assign grp_fu_476_p_ce = 1'b1;

assign grp_fu_476_p_din0 = buf0_R_2_load_reg_1552;

assign grp_fu_476_p_din1 = t_R_6_2_reg_1564;

assign grp_fu_476_p_opcode = 2'd0;

assign grp_fu_480_p_ce = 1'b1;

assign grp_fu_480_p_din0 = buf0_I_2_load_reg_1558;

assign grp_fu_480_p_din1 = t_I_6_2_reg_1570;

assign grp_fu_480_p_opcode = 2'd0;

assign grp_fu_484_p_ce = 1'b1;

assign grp_fu_484_p_din0 = buf0_R_3_load_reg_1576;

assign grp_fu_484_p_din1 = t_R_6_3_reg_1588;

assign grp_fu_484_p_opcode = 2'd1;

assign grp_fu_488_p_ce = 1'b1;

assign grp_fu_488_p_din0 = buf0_I_3_load_reg_1582;

assign grp_fu_488_p_din1 = t_I_6_3_reg_1594;

assign grp_fu_488_p_opcode = 2'd1;

assign grp_fu_492_p_ce = 1'b1;

assign grp_fu_492_p_din0 = buf0_R_3_load_reg_1576;

assign grp_fu_492_p_din1 = t_R_6_3_reg_1588;

assign grp_fu_492_p_opcode = 2'd0;

assign grp_fu_496_p_ce = 1'b1;

assign grp_fu_496_p_din0 = buf0_I_3_load_reg_1582;

assign grp_fu_496_p_din1 = t_I_6_3_reg_1594;

assign grp_fu_496_p_opcode = 2'd0;

assign grp_fu_500_p_ce = 1'b1;

assign grp_fu_500_p_din0 = buf0_R_load_2_reg_1276;

assign grp_fu_500_p_din1 = W_real_load_reg_1264;

assign grp_fu_504_p_ce = 1'b1;

assign grp_fu_504_p_din0 = buf0_I_load_2_reg_1282;

assign grp_fu_504_p_din1 = W_imag_load_reg_1270;

assign grp_fu_508_p_ce = 1'b1;

assign grp_fu_508_p_din0 = buf0_I_load_2_reg_1282;

assign grp_fu_508_p_din1 = W_real_load_reg_1264;

assign grp_fu_512_p_ce = 1'b1;

assign grp_fu_512_p_din0 = buf0_R_load_2_reg_1276;

assign grp_fu_512_p_din1 = W_imag_load_reg_1270;

assign grp_fu_516_p_ce = 1'b1;

assign grp_fu_516_p_din0 = buf0_R_1_load_2_reg_1300;

assign grp_fu_516_p_din1 = W_real_load_10_reg_1288;

assign grp_fu_520_p_ce = 1'b1;

assign grp_fu_520_p_din0 = buf0_I_1_load_2_reg_1306;

assign grp_fu_520_p_din1 = W_imag_load_10_reg_1294;

assign grp_fu_524_p_ce = 1'b1;

assign grp_fu_524_p_din0 = buf0_I_1_load_2_reg_1306;

assign grp_fu_524_p_din1 = W_real_load_10_reg_1288;

assign grp_fu_528_p_ce = 1'b1;

assign grp_fu_528_p_din0 = buf0_R_1_load_2_reg_1300;

assign grp_fu_528_p_din1 = W_imag_load_10_reg_1294;

assign grp_fu_532_p_ce = 1'b1;

assign grp_fu_532_p_din0 = buf0_R_2_load_2_reg_1324;

assign grp_fu_532_p_din1 = W_real_load_11_reg_1312;

assign grp_fu_536_p_ce = 1'b1;

assign grp_fu_536_p_din0 = buf0_I_2_load_2_reg_1330;

assign grp_fu_536_p_din1 = W_imag_load_11_reg_1318;

assign grp_fu_540_p_ce = 1'b1;

assign grp_fu_540_p_din0 = buf0_I_2_load_2_reg_1330;

assign grp_fu_540_p_din1 = W_real_load_11_reg_1312;

assign grp_fu_544_p_ce = 1'b1;

assign grp_fu_544_p_din0 = buf0_R_2_load_2_reg_1324;

assign grp_fu_544_p_din1 = W_imag_load_11_reg_1318;

assign grp_fu_548_p_ce = 1'b1;

assign grp_fu_548_p_din0 = buf0_R_3_load_2_reg_1348;

assign grp_fu_548_p_din1 = W_real_load_12_reg_1336;

assign grp_fu_552_p_ce = 1'b1;

assign grp_fu_552_p_din0 = buf0_I_3_load_2_reg_1354;

assign grp_fu_552_p_din1 = W_imag_load_12_reg_1342;

assign grp_fu_556_p_ce = 1'b1;

assign grp_fu_556_p_din0 = buf0_I_3_load_2_reg_1354;

assign grp_fu_556_p_din1 = W_real_load_12_reg_1336;

assign grp_fu_560_p_ce = 1'b1;

assign grp_fu_560_p_din0 = buf0_R_3_load_2_reg_1348;

assign grp_fu_560_p_din1 = W_imag_load_12_reg_1342;

assign icmp_ln68_fu_766_p2 = ((ap_sig_allocacmp_i_12_0_load == 10'd512) ? 1'b1 : 1'b0);

assign or_ln68_13_fu_984_p2 = (empty_26_reg_1087_pp0_iter1_reg | 6'd1);

assign or_ln68_14_fu_844_p2 = (empty_25_fu_772_p1 | 9'd2);

assign or_ln68_15_fu_1008_p2 = (empty_26_reg_1087_pp0_iter1_reg | 6'd2);

assign or_ln68_16_fu_870_p2 = (empty_25_fu_772_p1 | 9'd3);

assign or_ln68_17_fu_1032_p2 = (empty_26_reg_1087_pp0_iter1_reg | 6'd3);

assign or_ln68_fu_818_p2 = (empty_25_fu_772_p1 | 9'd1);

assign shl_ln72_7_fu_989_p3 = {{or_ln68_13_fu_984_p2}, {3'd0}};

assign shl_ln72_8_fu_1013_p3 = {{or_ln68_15_fu_1008_p2}, {3'd0}};

assign shl_ln72_9_fu_1037_p3 = {{or_ln68_17_fu_1032_p2}, {3'd0}};

assign shl_ln72_s_fu_966_p3 = {{empty_26_reg_1087_pp0_iter1_reg}, {3'd0}};

assign tmp_8_fu_780_p4 = {{ap_sig_allocacmp_i_12_0_load[8:6]}};

assign zext_ln68_5_fu_850_p1 = or_ln68_14_fu_844_p2;

assign zext_ln68_6_fu_876_p1 = or_ln68_16_fu_870_p2;

assign zext_ln68_fu_824_p1 = or_ln68_fu_818_p2;

assign zext_ln72_10_fu_997_p1 = shl_ln72_7_fu_989_p3;

assign zext_ln72_11_fu_1021_p1 = shl_ln72_8_fu_1013_p3;

assign zext_ln72_12_fu_1045_p1 = shl_ln72_9_fu_1037_p3;

assign zext_ln72_fu_973_p1 = shl_ln72_s_fu_966_p3;

assign zext_ln74_fu_798_p1 = and_ln74_4_fu_790_p3;

assign zext_ln77_10_fu_1071_p1 = lshr_ln77_10_reg_1130_pp0_iter22_reg;

assign zext_ln77_8_fu_1061_p1 = lshr_ln77_8_reg_1110_pp0_iter22_reg;

assign zext_ln77_9_fu_1066_p1 = lshr_ln77_9_reg_1120_pp0_iter22_reg;

assign zext_ln77_fu_1056_p1 = lshr_ln77_s_reg_1100_pp0_iter22_reg;

assign zext_ln79_10_fu_1051_p1 = lshr_ln79_9_reg_1155;

assign zext_ln79_8_fu_1003_p1 = lshr_ln79_7_reg_1145;

assign zext_ln79_9_fu_1027_p1 = lshr_ln79_8_reg_1150;

assign zext_ln79_fu_979_p1 = lshr_ln79_s_reg_1140;

always @ (posedge ap_clk) begin
    add_ln74_7_reg_1105[0] <= 1'b1;
    add_ln74_9_reg_1125[1:0] <= 2'b11;
    zext_ln79_reg_1170[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter3_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter5_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter6_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter7_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter8_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter9_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter10_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter11_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter12_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter13_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter14_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter15_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter16_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter17_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter18_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter19_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter20_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter21_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter22_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter23_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_1170_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter3_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter5_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter6_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter7_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter8_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter9_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter10_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter11_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter12_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter13_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter14_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter15_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter16_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter17_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter18_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter19_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter20_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter21_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter22_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter23_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_8_reg_1196_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter3_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter5_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter6_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter7_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter8_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter9_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter10_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter11_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter12_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter13_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter14_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter15_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter16_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter17_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter18_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter19_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter20_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter21_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter22_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter23_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_9_reg_1222_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter3_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter5_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter6_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter7_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter8_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter9_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter10_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter11_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter12_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter13_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter14_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter15_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter16_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter17_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter18_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter19_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter20_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter21_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter22_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter23_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln79_10_reg_1248_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_1440_pp0_iter38_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_8_reg_1456_pp0_iter38_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_9_reg_1472_pp0_iter38_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln77_10_reg_1488_pp0_iter38_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //dft_dft_Pipeline_DFT_Loop6
