// Seed: 3241164929
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input tri0 id_9
);
endmodule
module module_1 (
    output wire  id_0
    , id_16,
    output tri0  id_1,
    input  wire  id_2,
    input  tri   id_3,
    output tri   id_4,
    input  uwire id_5,
    input  wire  id_6,
    output logic id_7,
    input  tri1  id_8,
    output tri1  id_9,
    output tri1  id_10,
    output wand  id_11,
    output tri0  id_12,
    output wand  id_13,
    input  wand  id_14
);
  assign id_13 = id_16;
  final id_7 = 1;
  logic id_17;
  wire  id_18;
  assign id_7 = 1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_14,
      id_11,
      id_6,
      id_2,
      id_2,
      id_3,
      id_6,
      id_5,
      id_6,
      id_5
  );
  assign modCall_1.id_9 = 0;
  wire id_19;
  wire id_20;
endmodule
