{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724635164280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724635164301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 04:18:16 2024 " "Processing started: Mon Aug 26 04:18:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724635164301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635164301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toppipeline -c toppipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off toppipeline -c toppipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635164309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724635165766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724635165766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toppipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file toppipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 toppipeline " "Found entity 1: toppipeline" {  } { { "toppipeline.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextd.v 1 1 " "Found 1 design units, including 1 entities, in source file signextd.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextD " "Found entity 1: signextD" {  } { { "signextD.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/signextD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfiled.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfiled.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterfileD " "Found entity 1: RegisterfileD" {  } { { "RegisterfileD.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/RegisterfileD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcmuxf.v 1 1 " "Found 1 design units, including 1 entities, in source file pcmuxf.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcmux " "Found entity 1: pcmux" {  } { { "PCmuxF.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/PCmuxF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemf.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemf.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmemF.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/instmemF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazardunit " "Found entity 1: Hazardunit" {  } { { "Hazardunit.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Hazardunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardmux.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazardmux " "Found entity 1: Hazardmux" {  } { { "Hazardmux.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Hazardmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_F PC_F Fetch.v(7) " "Verilog HDL Declaration information at Fetch.v(7): object \"pc_F\" differs only in case from object \"PC_F\" in the same scope" {  } { { "Fetch.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Fetch.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724635189960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_cycle " "Found entity 1: fetch_cycle" {  } { { "Fetch.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635189995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635189995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unitd.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unitd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unitD " "Found entity 1: Control_unitD" {  } { { "Control_unitD.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Control_unitD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635190000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635190000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux.v 1 1 " "Found 1 design units, including 1 entities, in source file alumux.v" { { "Info" "ISGN_ENTITY_NAME" "1 alumux " "Found entity 1: alumux" {  } { { "alumux.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/alumux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635190005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635190005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635190010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635190010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderf.v 1 1 " "Found 1 design units, including 1 entities, in source file adderf.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "AdderF.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/AdderF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635190015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635190015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addere.v 1 1 " "Found 1 design units, including 1 entities, in source file addere.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderE " "Found entity 1: AdderE" {  } { { "AdderE.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/AdderE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635190019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635190019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultW Execute.v(19) " "Verilog HDL Implicit Net warning at Execute.v(19): created implicit net for \"resultW\"" {  } { { "Execute.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Execute.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635190037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toppipeline " "Elaborating entity \"toppipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724635190335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_cycle fetch_cycle:fetchtop " "Elaborating entity \"fetch_cycle\" for hierarchy \"fetch_cycle:fetchtop\"" {  } { { "toppipeline.v" "fetchtop" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635190822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder fetch_cycle:fetchtop\|pc_adder:pc_adder_F " "Elaborating entity \"pc_adder\" for hierarchy \"fetch_cycle:fetchtop\|pc_adder:pc_adder_F\"" {  } { { "Fetch.v" "pc_adder_F" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Fetch.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635190886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcmux fetch_cycle:fetchtop\|pcmux:pcmux_F " "Elaborating entity \"pcmux\" for hierarchy \"fetch_cycle:fetchtop\|pcmux:pcmux_F\"" {  } { { "Fetch.v" "pcmux_F" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Fetch.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635190969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem fetch_cycle:fetchtop\|instmem:instmem_F " "Elaborating entity \"instmem\" for hierarchy \"fetch_cycle:fetchtop\|instmem:instmem_F\"" {  } { { "Fetch.v" "instmem_F" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Fetch.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635190980 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "instmemory instmemF.v(5) " "Verilog HDL warning at instmemF.v(5): object instmemory used but never assigned" {  } { { "instmemF.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/instmemF.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1724635191005 "|toppipeline|fetch_cycle:fetchtop|instmem:instmem_F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC fetch_cycle:fetchtop\|PC:PC_F " "Elaborating entity \"PC\" for hierarchy \"fetch_cycle:fetchtop\|PC:PC_F\"" {  } { { "Fetch.v" "PC_F" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Fetch.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:decodetop " "Elaborating entity \"Decode\" for hierarchy \"Decode:decodetop\"" {  } { { "toppipeline.v" "decodetop" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextD Decode:decodetop\|signextD:signextD_D " "Elaborating entity \"signextD\" for hierarchy \"Decode:decodetop\|signextD:signextD_D\"" {  } { { "Decode.v" "signextD_D" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Decode.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterfileD Decode:decodetop\|RegisterfileD:RegisterfileD_D " "Elaborating entity \"RegisterfileD\" for hierarchy \"Decode:decodetop\|RegisterfileD:RegisterfileD_D\"" {  } { { "Decode.v" "RegisterfileD_D" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Decode.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unitD Decode:decodetop\|Control_unitD:Control_unitD_D " "Elaborating entity \"Control_unitD\" for hierarchy \"Decode:decodetop\|Control_unitD:Control_unitD_D\"" {  } { { "Decode.v" "Control_unitD_D" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Decode.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:executetop " "Elaborating entity \"Execute\" for hierarchy \"Execute:executetop\"" {  } { { "toppipeline.v" "executetop" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazardmux Execute:executetop\|Hazardmux:HazardmuxE1 " "Elaborating entity \"Hazardmux\" for hierarchy \"Execute:executetop\|Hazardmux:HazardmuxE1\"" {  } { { "Execute.v" "HazardmuxE1" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Execute.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alumux Execute:executetop\|alumux:alumuxE " "Elaborating entity \"alumux\" for hierarchy \"Execute:executetop\|alumux:alumuxE\"" {  } { { "Execute.v" "alumuxE" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Execute.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Execute:executetop\|alu:aluE " "Elaborating entity \"alu\" for hierarchy \"Execute:executetop\|alu:aluE\"" {  } { { "Execute.v" "aluE" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Execute.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(28) " "Verilog HDL assignment warning at alu.v(28): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/alu.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724635191450 "|toppipeline|Execute:executetop|alu:aluE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderE Execute:executetop\|AdderE:adderE " "Elaborating entity \"AdderE\" for hierarchy \"Execute:executetop\|AdderE:adderE\"" {  } { { "Execute.v" "adderE" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Execute.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memorytop " "Elaborating entity \"Memory\" for hierarchy \"Memory:memorytop\"" {  } { { "toppipeline.v" "memorytop" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem Memory:memorytop\|datamem:datamemoryM " "Elaborating entity \"datamem\" for hierarchy \"Memory:memorytop\|datamem:datamemoryM\"" {  } { { "Memory.v" "datamemoryM" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Memory.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback writeback:writebacktop " "Elaborating entity \"writeback\" for hierarchy \"writeback:writebacktop\"" {  } { { "toppipeline.v" "writebacktop" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazardunit Hazardunit:hazardtop " "Elaborating entity \"Hazardunit\" for hierarchy \"Hazardunit:hazardtop\"" {  } { { "toppipeline.v" "hazardtop" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635191644 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "forwardA_selE Hazardunit.v(6) " "Verilog HDL Always Construct warning at Hazardunit.v(6): inferring latch(es) for variable \"forwardA_selE\", which holds its previous value in one or more paths through the always construct" {  } { { "Hazardunit.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Hazardunit.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724635191645 "|toppipeline|Hazardunit:hazardtop"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "forwardB_selE Hazardunit.v(6) " "Verilog HDL Always Construct warning at Hazardunit.v(6): inferring latch(es) for variable \"forwardB_selE\", which holds its previous value in one or more paths through the always construct" {  } { { "Hazardunit.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Hazardunit.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724635191645 "|toppipeline|Hazardunit:hazardtop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forwardB_selE\[0\] Hazardunit.v(12) " "Inferred latch for \"forwardB_selE\[0\]\" at Hazardunit.v(12)" {  } { { "Hazardunit.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Hazardunit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635191646 "|toppipeline|Hazardunit:hazardtop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forwardB_selE\[1\] Hazardunit.v(12) " "Inferred latch for \"forwardB_selE\[1\]\" at Hazardunit.v(12)" {  } { { "Hazardunit.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Hazardunit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635191646 "|toppipeline|Hazardunit:hazardtop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forwardA_selE\[0\] Hazardunit.v(12) " "Inferred latch for \"forwardA_selE\[0\]\" at Hazardunit.v(12)" {  } { { "Hazardunit.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Hazardunit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635191646 "|toppipeline|Hazardunit:hazardtop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forwardA_selE\[1\] Hazardunit.v(12) " "Inferred latch for \"forwardA_selE\[1\]\" at Hazardunit.v(12)" {  } { { "Hazardunit.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Hazardunit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635191646 "|toppipeline|Hazardunit:hazardtop"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Execute:executetop\|resultW " "Net \"Execute:executetop\|resultW\" is missing source, defaulting to GND" {  } { { "Execute.v" "resultW" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/Execute.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1724635191987 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1724635191987 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724635193612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital Electronics/Pipelined RISK-V/Design Folder/output_files/toppipeline.map.smsg " "Generated suppressed messages file D:/Digital Electronics/Pipelined RISK-V/Design Folder/output_files/toppipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635194753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724635195840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724635195840 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "toppipeline.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724635197624 "|toppipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "toppipeline.v" "" { Text "D:/Digital Electronics/Pipelined RISK-V/Design Folder/toppipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724635197624 "|toppipeline|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724635197624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724635197646 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724635197646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724635197646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724635197683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 04:19:57 2024 " "Processing ended: Mon Aug 26 04:19:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724635197683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724635197683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724635197683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724635197683 ""}
