/// Auto-generated register definitions for DAC
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::dac {

// ============================================================================
// DAC - DAC
// Base Address: 0x40007400
// ============================================================================

/// DAC Register Structure
struct DAC_Registers {

    /// DAC control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_CR;

    /// DAC software trigger register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t DAC_SWTRGR;

    /// DAC channel1 12-bit right-aligned data holding register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR12R1;

    /// DAC channel1 12-bit left aligned data holding register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR12L1;

    /// DAC channel1 8-bit right aligned data holding register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR8R1;

    /// DAC channel2 12-bit right aligned data holding register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR12R2;

    /// DAC channel2 12-bit left aligned data holding register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR12L2;

    /// DAC channel2 8-bit right-aligned data holding register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR8R2;

    /// Dual DAC 12-bit right-aligned data holding register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR12RD;

    /// DUAL DAC 12-bit left aligned data holding register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR12LD;

    /// DUAL DAC 8-bit right aligned data holding register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_DHR8RD;

    /// DAC channel1 data output register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DAC_DOR1;

    /// DAC channel2 data output register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DAC_DOR2;

    /// DAC status register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    volatile uint32_t DAC_SR;

    /// DAC calibration control register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_CCR;

    /// DAC mode control register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_MCR;

    /// DAC Sample and Hold sample time register 1
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_SHSR1;

    /// DAC Sample and Hold sample time register 2
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DAC_SHSR2;

    /// DAC Sample and Hold hold time register
    /// Offset: 0x0048
    /// Reset value: 0x00010001
    /// Access: read-write
    volatile uint32_t DAC_SHHR;

    /// DAC Sample and Hold refresh time register
    /// Offset: 0x004C
    /// Reset value: 0x00010001
    /// Access: read-write
    volatile uint32_t DAC_SHRR;
};

static_assert(sizeof(DAC_Registers) >= 80, "DAC_Registers size mismatch");

/// DAC peripheral instance
inline DAC_Registers* DAC() {
    return reinterpret_cast<DAC_Registers*>(0x40007400);
}

}  // namespace alloy::hal::st::stm32g0::dac
