Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb  9 15:29:25 2025
| Host         : osher running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file UART_Controller_control_sets_placed.rpt
| Design       : UART_Controller
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           13 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                        |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | UART_Transceiver/Transmitter/baud_rate_clk_reg_n_0          | rst_IBUF                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                             |                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | UART_Transceiver/Receiver/bit_duration_count[3]_i_1_n_0     | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | UART_Transceiver/Transmitter/FSM_onehot_tx_state[3]_i_1_n_0 | rst_IBUF                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART_Transceiver/Transmitter/data_stored_0                  |                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | UART_Transceiver/Receiver/rx_data_out[7]_i_1_n_0            | rst_IBUF                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | TX_Debouncer/count0_carry__0_n_3                            | TX_Debouncer/count[0]_i_1_n_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                             | rst_IBUF                      |               13 |             37 |         2.85 |
+----------------+-------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+


