Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Sep 30 14:35:53 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_four_timing_summary_routed.rpt -pb logic_gate_four_timing_summary_routed.pb -rpx logic_gate_four_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate_four
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 3.983ns (63.251%)  route 2.314ns (36.749%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDCE                         0.000     0.000 r  Q_reg/C
    SLICE_X85Y111        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Q_reg/Q
                         net (fo=2, routed)           2.314     2.770    Q_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.527     6.298 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     6.298    Q
    L4                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T
                            (input port)
  Destination:            T_trig_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.569ns  (logic 1.648ns (46.166%)  route 1.922ns (53.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  T (IN)
                         net (fo=0)                   0.000     0.000    T
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  T_IBUF_inst/O
                         net (fo=2, routed)           1.922     3.445    T_IBUF
    SLICE_X85Y111        LUT2 (Prop_lut2_I0_O)        0.124     3.569 r  T_trig_i_1/O
                         net (fo=1, routed)           0.000     3.569    T_trig_i_1_n_0
    SLICE_X85Y111        FDCE                                         r  T_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.457ns  (logic 1.601ns (46.319%)  route 1.856ns (53.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.234     2.711    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     2.835 f  T_reg_i_1/O
                         net (fo=3, routed)           0.622     3.457    T_reg_i_1_n_0
    SLICE_X85Y111        FDCE                                         f  Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            T_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.457ns  (logic 1.601ns (46.319%)  route 1.856ns (53.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.234     2.711    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     2.835 f  T_reg_i_1/O
                         net (fo=3, routed)           0.622     3.457    T_reg_i_1_n_0
    SLICE_X85Y111        FDCE                                         f  T_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            T_trig_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.457ns  (logic 1.601ns (46.319%)  route 1.856ns (53.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.234     2.711    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     2.835 f  T_reg_i_1/O
                         net (fo=3, routed)           0.622     3.457    T_reg_i_1_n_0
    SLICE_X85Y111        FDCE                                         f  T_trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T
                            (input port)
  Destination:            T_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 1.524ns (44.902%)  route 1.870ns (55.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  T (IN)
                         net (fo=0)                   0.000     0.000    T
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  T_IBUF_inst/O
                         net (fo=2, routed)           1.870     3.394    T_IBUF
    SLICE_X85Y111        FDCE                                         r  T_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.236ns  (logic 0.580ns (46.922%)  route 0.656ns (53.078%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDCE                         0.000     0.000 r  T_trig_reg/C
    SLICE_X85Y111        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  T_trig_reg/Q
                         net (fo=1, routed)           0.656     1.112    T_trig
    SLICE_X85Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.236 r  Q_i_1/O
                         net (fo=1, routed)           0.000     1.236    Q_i_1_n_0
    SLICE_X85Y111        FDCE                                         r  Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            T_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDCE                         0.000     0.000 r  T_reg_reg/C
    SLICE_X85Y111        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  T_reg_reg/Q
                         net (fo=1, routed)           0.053     0.181    T_reg
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.099     0.280 r  T_trig_i_1/O
                         net (fo=1, routed)           0.000     0.280    T_trig_i_1_n_0
    SLICE_X85Y111        FDCE                                         r  T_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDCE                         0.000     0.000 r  Q_reg/C
    SLICE_X85Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    Q_OBUF
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  Q_i_1/O
                         net (fo=1, routed)           0.000     0.354    Q_i_1_n_0
    SLICE_X85Y111        FDCE                                         r  Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.290ns (29.516%)  route 0.693ns (70.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.462     0.707    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.752 f  T_reg_i_1/O
                         net (fo=3, routed)           0.231     0.983    T_reg_i_1_n_0
    SLICE_X85Y111        FDCE                                         f  Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            T_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.290ns (29.516%)  route 0.693ns (70.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.462     0.707    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.752 f  T_reg_i_1/O
                         net (fo=3, routed)           0.231     0.983    T_reg_i_1_n_0
    SLICE_X85Y111        FDCE                                         f  T_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            T_trig_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.290ns (29.516%)  route 0.693ns (70.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.462     0.707    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.752 f  T_reg_i_1/O
                         net (fo=3, routed)           0.231     0.983    T_reg_i_1_n_0
    SLICE_X85Y111        FDCE                                         f  T_trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T
                            (input port)
  Destination:            T_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.291ns (28.496%)  route 0.731ns (71.504%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  T (IN)
                         net (fo=0)                   0.000     0.000    T
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  T_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.022    T_IBUF
    SLICE_X85Y111        FDCE                                         r  T_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.369ns (68.512%)  route 0.629ns (31.488%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDCE                         0.000     0.000 r  Q_reg/C
    SLICE_X85Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg/Q
                         net (fo=2, routed)           0.629     0.770    Q_OBUF
    L4                   OBUF (Prop_obuf_I_O)         1.228     1.998 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     1.998    Q
    L4                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------





