v1
GXB_MERGING,PHY Clock Buffer,287967,soc_system:u0|soc_system_DDR3_FPGA:ddr3_fpga|soc_system_DDR3_FPGA_p0:p0|soc_system_DDR3_FPGA_p0_memphy:umemphy|soc_system_DDR3_FPGA_p0_new_io_pads:uio_pads|soc_system_DDR3_FPGA_p0_addr_cmd_pads:uaddr_cmd_pads|soc_system_DDR3_FPGA_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,soc_system:u0|soc_system_DDR3_FPGA:ddr3_fpga|soc_system_DDR3_FPGA_p0:p0|soc_system_DDR3_FPGA_p0_memphy:umemphy|soc_system_DDR3_FPGA_p0_new_io_pads:uio_pads|soc_system_DDR3_FPGA_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287967,soc_system:u0|soc_system_DDR3_FPGA:ddr3_fpga|soc_system_DDR3_FPGA_p0:p0|soc_system_DDR3_FPGA_p0_memphy:umemphy|soc_system_DDR3_FPGA_p0_new_io_pads:uio_pads|soc_system_DDR3_FPGA_p0_addr_cmd_pads:uaddr_cmd_pads|soc_system_DDR3_FPGA_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,soc_system:u0|soc_system_DDR3_FPGA:ddr3_fpga|soc_system_DDR3_FPGA_p0:p0|soc_system_DDR3_FPGA_p0_memphy:umemphy|soc_system_DDR3_FPGA_p0_new_io_pads:uio_pads|soc_system_DDR3_FPGA_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287967,soc_system:u0|soc_system_DDR3_FPGA:ddr3_fpga|soc_system_DDR3_FPGA_p0:p0|soc_system_DDR3_FPGA_p0_memphy:umemphy|soc_system_DDR3_FPGA_p0_new_io_pads:uio_pads|soc_system_DDR3_FPGA_p0_addr_cmd_pads:uaddr_cmd_pads|soc_system_DDR3_FPGA_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,soc_system:u0|soc_system_DDR3_FPGA:ddr3_fpga|soc_system_DDR3_FPGA_p0:p0|soc_system_DDR3_FPGA_p0_memphy:umemphy|soc_system_DDR3_FPGA_p0_new_io_pads:uio_pads|soc_system_DDR3_FPGA_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287967,soc_system:u0|soc_system_DDR3_FPGA:ddr3_fpga|soc_system_DDR3_FPGA_p0:p0|soc_system_DDR3_FPGA_p0_memphy:umemphy|soc_system_DDR3_FPGA_p0_new_io_pads:uio_pads|soc_system_DDR3_FPGA_p0_addr_cmd_pads:uaddr_cmd_pads|soc_system_DDR3_FPGA_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,soc_system:u0|soc_system_DDR3_FPGA:ddr3_fpga|soc_system_DDR3_FPGA_p0:p0|soc_system_DDR3_FPGA_p0_memphy:umemphy|soc_system_DDR3_FPGA_p0_new_io_pads:uio_pads|soc_system_DDR3_FPGA_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf,
