- step 1: ```vcs -full64 -sverilog tb.v my_alu.v ```
  ![image](https://github.com/user-attachments/assets/769d933e-7466-4bc9-88d4-7042f8a99370)
- step 2: ```./simv -Verdi```
  ![image](https://github.com/user-attachments/assets/42458a30-0e95-459a-85ba-7e85a7e09f2e)
- step3:```Verdi -ssf dump.vcd -nologo ```
  ![image](https://github.com/user-attachments/assets/60b46290-c7fd-476c-8c0c-d414d850d773)




