head	1.2;
access;
symbols
	initial:1.1.1.1 TRUNK:1.1.1;
locks; strict;
comment	@# @;


1.2
date	99.11.29.20.00.59;	author blaughto;	state dead;
branches;
next	1.1;

1.1
date	99.11.29.18.45.58;	author blaughto;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	99.11.29.18.45.58;	author blaughto;	state Exp;
branches;
next	;


desc
@@


1.2
log
@  * Further rationalisations to fit into our build system.
Detail:
  * Altered to use auto-generated or centralised declarations, constants etc.
    whereever possible.
  * Altered to use some library routines instead of local equivalents.
  * Debug build uses DebugLib.
  * Modified to use SrcCommit.
Admin:
  * Removed entire contents of hdr directory; macros now obtained from HdrSrc.
  * Contains assembler code that has 32 bit ARM 'issues' (TEQPs).
  * Requires AsmUtils 0.02 or later.
  * Both builds compiled.

Version 0.15. Tagged as 'Access-0_15'
@
text
@; Copyright 1999 Pace Micro Technology plc
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
; > h.RegNames
;
; Description   AAsm header file for defining ARM register names
; Author        Nick Smith
; Version       1.02
; Date          31st August 1993
; Program       Public Domain
;                    

; *** Use the RN directive to define ARM register names

R0      RN      0
R1      RN      1
R2      RN      2
R3      RN      3
R4      RN      4
R5      RN      5
R6      RN      6
R7      RN      7
R8      RN      8
R9      RN      9
R10     RN      10
R11     RN      11
R12     RN      12
R13     RN      13
R14     RN      14
R15     RN      15

R13_usr RN      13
R14_usr RN      14

R10_fiq RN      10
R11_fiq RN      11
R12_fiq RN      12
R13_fiq RN      13
R14_fiq RN      14

R13_irq RN      13
R14_irq RN      14

R13_svc RN      13
R14_svc RN      14

r0      RN      0
r1      RN      1
r2      RN      2
r3      RN      3
r4      RN      4
r5      RN      5
r6      RN      6
r7      RN      7
r8      RN      8
r9      RN      9
r10     RN      10
r11     RN      11
r12     RN      12
r13     RN      13
r14     RN      14
r15     RN      15

work    RN      12

sp      RN      13
sp_irq  RN      R13_irq
sp_svc  RN      R13_svc

link    RN      14
link_usr RN     R14_usr
link_fiq RN     R14_fiq
link_irq RN     R14_irq
link_svc RN     R14_svc
lr	RN	link

pc      RN      15

; *** Define PC register & mode flags

N_bit           *       1 :SHL: 31
Z_bit           *       1 :SHL: 30
C_bit           *       1 :SHL: 29
V_bit           *       1 :SHL: 28
I_bit           *       1 :SHL: 27
F_bit           *       1 :SHL: 26

USR_mode        *       0
FIQ_mode        *       1
IRQ_mode        *       2
SVC_mode        *       3

; *** Use the FN directive to define floating point register names

F0      FN      0
F1      FN      1
F2      FN      2
F3      FN      3
F4      FN      4
F5      FN      5
F6      FN      6
F7      FN      7

        END
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@  Initial import of OmniClient Access protocol into CVS.

Detail:
  Only build structure currently changed - sources unaltered.

Admin:
  Compiled.  Not tested.
@
text
@@
