// Seed: 3498047697
module module_0;
  logic id_1;
  logic id_2;
  assign id_1 = 1;
  logic id_3;
  type_13(
      1, 1, 1, 1'b0
  );
  logic id_4;
  logic id_5 = id_5;
  logic id_6;
  logic id_7;
  assign id_7 = id_0;
  wire id_8, id_9;
  assign id_7 = id_9[1-1'b0];
endmodule
