#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Aug 10 15:32:27 2025
# Process ID: 32952
# Current directory: D:/FSRCNN/ip_repo/RGB2YCbCr_Converter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17256 D:\FSRCNN\ip_repo\RGB2YCbCr_Converter\RGB2YCbCr_Converter.xpr
# Log file: D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/vivado.log
# Journal file: D:/FSRCNN/ip_repo/RGB2YCbCr_Converter\vivado.jou
# Running On: DESKTOP-INFKKCG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16930 MB
#-----------------------------------------------------------
start_gui
open_project D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.xpr
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.FIFO_Application_Type_axis {Data_FIFO} \
  CONFIG.FIFO_Implementation_axis {Common_Clock_Distributed_RAM} \
  CONFIG.Full_Threshold_Assert_Value_axis {12} \
  CONFIG.INTERFACE_TYPE {AXI_STREAM} \
  CONFIG.Input_Depth_axis {16} \
  CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files -ipstatic_source_dir D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/modelsim} {questa=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/questa} {riviera=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.TUSER_WIDTH {0} [get_ips fifo_generator_0]
generate_target all [get_files  d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files -ipstatic_source_dir D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/modelsim} {questa=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/questa} {riviera=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/imports/sources_1/new/AXIS_REGISTER.v] -no_script -reset -force -quiet
remove_files  D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/imports/sources_1/new/AXIS_REGISTER.v
file delete -force D:/FSRCNN/ip_repo/RGB2YCbCr_Converter/RGB2YCbCr_Converter.srcs/sources_1/imports/sources_1/new/AXIS_REGISTER.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
