---
layout: cv
title: Shibo Chen's CV
---
# Shibo Chen
Senior Architecture Engineer at Tenstorrent Inc.
<div id="webaddress">2600 Great America Way Suite 501, San Jose, CA 95134
</div>
<div id="webaddress">
<a href="schen@tenstorrent.com">schen [at] tenstorrent [dot] com</a>
| <a href="https://shibo.tech">https://shibo.tech</a>
</div>


## About me

Shibo Chen is a senior architecture engineer at Tenstorrent. He received his Doctoral degree in Computer Science and Engineering from the University of Michigan in 2025.


## Education
`2019 - 2025`
__University of Michigan, Ann Arbor, MI__  
- Doctor of Philosophy in Computer Science and Engineering
- GPA: 3.91
- Dissrtation Thesis: *Streamlining High-Performance Heterogeneous Hardware Design*

`2022 - 2025`
__University of Michigan, Ann Arbor, MI__
- Graduate Certificate in Innovation & Entrepreneurship

`2016 - 2019`
__University of Michigan, Ann Arbor, MI__  
- Bachelor of Science in Computer Science with *High Distinction*
- GPA: 3.92

<!-- `1667 - death`
__Trinity College, Cambridge__

- Fellow -->
## Industry Experience
`May 2025 - Now`
__Tenstorrent Inc., Santa Clara, CA__
- *Senior Architecture Engineer*

`May 2023 - August 2023`
__Tenstorrent Inc., Santa Clara, CA__
- *Platform Architecture Intern*
- Estimated traffic on/off the chip for power analysis.
- Proposed and studied architecture changes that boost both multi-core performance and power efficiency.
- Drafted testplan for cache and fabric verification.
- Developed workflow for multi-core. multi-chiplet fabric traffic testing and simulation.
- Configured Arteris IP for non-conherent traffic.

`May 2022 - Augusture 2022`
__Tenstorrent Inc., Santa Clara, CA__
- *Platform Architect Intern*
- Participated in the architectural design of a modern server-level RISC-V multicore CPU.
- Developed in-house reconfigurable fabric performance model for heterogeneous multicore systems.
- Designed configuration semantics to represent a wide range of farbric design options.

## Publications
`2025`
__Zipper: Latency-Tolerant Optimizations for High-Performance Buses__
- *To Appear in The Asia and South Pacific Design Automation Conference 2025 (ASP-DAC'25)*
- <u>S. Chen</u>, H. Zhang, T. Austin.

`2023`
__Security Verification of Low-Trust Architectures__
- *In Proceedings of The ACM Conference on Computer and Communications Security 2023 (CCS'23).* <span style="color:red">**Distinguished Paper Award**</span>
- Q. Tan\*, Y. Fisseha\*, <u>S. Chen</u>\*, L. Biernacki, J.B. Jeannin, S. Malik, T. Austin.
- \* These individuals contributed equally to the work.

`2022`
__Twine A Chisel Extension for Component-Level Heterogeneous Design__
- *In Proceedings of Design, Automation and Test in Europe Conference 2022 (DATE'22, 25% Acceptance Rate)*
- <u>S. Chen</u>, J. Fisseha, J.B. Jeannin, T. Austin. 

`2019`
__Morpheus: A Vulnerability-Tolerant Secure Architecture Based on Ensembles of Moving Target Defenses with Churn__
- *In Proceedings of 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '19).*
- M. Gallagher, L. Biernacki, <u>S. Chen</u>, Z. Aweke, S. Yitbarek, M. Aga, A. Harris, Z. Xu, B. Kasikci, V. Bertacco, S. Malik, M.
Tiwari, T. Austin. 
  
`2018`
__CommPact: Evaluating the Feasibility of Autonomous Vehicle Contracts__
- *In Proceedings of IEEE Vehicular Networking Conference 2018 (VNC '18).*
- J. Erickson, <u>S. Chen</u>, M. Savich, S. Hu, M. Mao.

<!-- ### Footer -->

Last updated: May 2025
