# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU_RISC.srcs/sources_1/new/BancMem_Data.vhd" \
"../../../../CPU_RISC.srcs/sources_1/new/BancMem_Instr.vhd" \
"../../../../CPU_RISC.srcs/sources_1/new/BancReg.vhd" \
"../../../../CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" \
"../../../../CPU_RISC.srcs/sources_1/new/PSI_ALU.vhd" \
"../../../../CPU_RISC.srcs/sources_1/new/Pipeline2Ch.vhd" \
"../../../../CPU_RISC.srcs/sources_1/new/Pipeline3Ch.vhd" \
"../../../../CPU_RISC.srcs/sim_1/new/Proc_Test.vhd" \

# Do not sort compile order
nosort
