<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<meta name="resource-type" content="document">
<link rel="stylesheet" href="..//static/man_pages/netbsd/style.css" type="text/css" media="all">
<title>
CPU(4) (HPPA)</title>
</head>
<body>
<div class="mandoc">
<table summary="Document Header" class="head" width="100%">
<col width="30%">
<col width="30%">
<col width="30%">
<tbody>
<tr>
<td class="head-ltitle">
CPU(4)</td>
<td class="head-vol" align="center">
Kernel Interfaces Manual (HPPA)</td>
<td class="head-rtitle" align="right">
CPU(4)</td>
</tr>
</tbody>
</table>
<div class="section">
<h1 id="x4e414d45">NAME</h1> <b class="name">cpu</b> &#8212; <span class="desc">HP PA-RISC CPU</span></div>
<div class="section">
<h1 id="x53594e4f50534953">SYNOPSIS</h1> <b class="config">cpu*       at mainbus0 irq 31</b></div>
<div class="section">
<h1 id="x4445534352495054494f4e">DESCRIPTION</h1> The following table lists the PA-RISC CPU types and their characteristics, such as TLB, maximum cache sizes and HP 9000/700 machines they were used in (see also <a class="link-man" href="../../4/intro">intro(4)</a> for the reverse list).<p>
<table class="tbl">
<col style="width: 7.00ex;">
<col style="width: 4.00ex;">
<col style="width: 5.00ex;">
<col style="width: 8.00ex;">
<col style="width: 3.00ex;">
<col style="width: 4.00ex;">
<col style="width: 16.00ex;">
<tbody>
<tr>
<td>
CPU</td>
<td>
PA</td>
<td>
Clock</td>
<td>
Caches</td>
<td>
TLB</td>
<td>
BTLB</td>
<td>
Models</td>
</tr>
<tr>
<td>
   </td>
<td>
  </td>
<td>
(max)</td>
<td>
(max) </td>
<td>
   </td>
<td>
    </td>
<td>
</td>
</tr>
<tr>
<td colspan="0">
</td>
</tr>
<tr>
<td>
   </td>
<td>
  </td>
<td>
 MHz </td>
<td>
 KB   </td>
<td>
   </td>
<td>
    </td>
<td>
</td>
</tr>
<tr>
<td>
7000</td>
<td>
1.1a</td>
<td>
66 </td>
<td>
 256 L1I</td>
<td>
96I</td>
<td>
4 I</td>
<td>
705,710,720</td>
</tr>
<tr>
<td>
    </td>
<td>
    </td>
<td>
   </td>
<td>
 256 L1D</td>
<td>
96D</td>
<td>
4 D</td>
<td>
730,750</td>
</tr>
<tr>
<td>
7100</td>
<td>
1.1b</td>
<td>
100</td>
<td>
1024 L1I</td>
<td>
120</td>
<td>
16</td>
<td>
715/33/50/75</td>
</tr>
<tr>
<td>
    </td>
<td>
    </td>
<td>
   </td>
<td>
2048 L1D</td>
<td>
   </td>
<td>
  </td>
<td>
725/50/75</td>
</tr>
<tr>
<td>
    </td>
<td>
    </td>
<td>
   </td>
<td>
        </td>
<td>
   </td>
<td>
  </td>
<td>
{735,755}/100</td>
</tr>
<tr>
<td>
    </td>
<td>
    </td>
<td>
   </td>
<td>
        </td>
<td>
   </td>
<td>
  </td>
<td>
742i, 745i, 747i</td>
</tr>
<tr>
<td>
7150</td>
<td>
1.1b</td>
<td>
125</td>
<td>
1024 L1I</td>
<td>
120</td>
<td>
16</td>
<td>
{735,755}/125</td>
</tr>
<tr>
<td>
    </td>
<td>
    </td>
<td>
   </td>
<td>
2048 L1D</td>
<td>
   </td>
<td>
  </td>
<td>
</td>
</tr>
<tr>
<td>
7100LC</td>
<td>
1.1c</td>
<td>
100</td>
<td>
   1 L1I</td>
<td>
64</td>
<td>
8</td>
<td>
712/60/80/100</td>
</tr>
<tr>
<td>
      </td>
<td>
    </td>
<td>
   </td>
<td>
1024 L2I</td>
<td>
  </td>
<td>
 </td>
<td>
715/64/80/100</td>
</tr>
<tr>
<td>
      </td>
<td>
    </td>
<td>
   </td>
<td>
1024 L2D</td>
<td>
  </td>
<td>
 </td>
<td>
715/100XC</td>
</tr>
<tr>
<td>
      </td>
<td>
    </td>
<td>
   </td>
<td>
        </td>
<td>
  </td>
<td>
 </td>
<td>
725/64/100</td>
</tr>
<tr>
<td>
      </td>
<td>
    </td>
<td>
   </td>
<td>
        </td>
<td>
  </td>
<td>
 </td>
<td>
743i, 748i</td>
</tr>
<tr>
<td>
      </td>
<td>
    </td>
<td>
   </td>
<td>
        </td>
<td>
  </td>
<td>
 </td>
<td>
SAIC</td>
</tr>
<tr>
<td>
7200</td>
<td>
1.1d</td>
<td>
140</td>
<td>
   2 L1 </td>
<td>
120</td>
<td>
16</td>
<td>
C100,C110</td>
</tr>
<tr>
<td>
    </td>
<td>
    </td>
<td>
   </td>
<td>
1024 L2I</td>
<td>
   </td>
<td>
  </td>
<td>
J200,J210</td>
</tr>
<tr>
<td>
    </td>
<td>
    </td>
<td>
   </td>
<td>
1024 L2D</td>
<td>
   </td>
<td>
  </td>
<td>
</td>
</tr>
<tr>
<td>
7300LC</td>
<td>
1.1e</td>
<td>
180</td>
<td>
  64 L1I</td>
<td>
96</td>
<td>
8</td>
<td>
A180,A180C</td>
</tr>
<tr>
<td>
       </td>
<td>
    </td>
<td>
  </td>
<td>
  64 L1D</td>
<td>
  </td>
<td>
 </td>
<td>
B132,B160,B180</td>
</tr>
<tr>
<td>
       </td>
<td>
    </td>
<td>
  </td>
<td>
8192 L2</td>
<td>
  </td>
<td>
 </td>
<td>
C132L,C160L</td>
</tr>
<tr>
<td>
       </td>
<td>
    </td>
<td>
  </td>
<td>
       </td>
<td>
  </td>
<td>
 </td>
<td>
744, 745, 748</td>
</tr>
<tr>
<td>
       </td>
<td>
    </td>
<td>
  </td>
<td>
       </td>
<td>
  </td>
<td>
 </td>
<td>
RDI PrecisioBook</td>
</tr>
</tbody>
</table>
</div>
<div class="section">
<h1 id="x464c4f4154494e471e504f494e5420434f50524f434553534f52">FLOATING-POINT COPROCESSOR</h1> The following table summarizes available floating-point coprocessor models for the 32-bit PA-RISC processors.<p>
<table class="tbl">
<col style="width: 29.00ex;">
<col style="width: 13.00ex;">
<tbody>
<tr>
<td>
FPU</td>
<td>
Model</td>
</tr>
<tr>
<td colspan="0">
</td>
</tr>
<tr>
<td>
Indigo</td>
<td>
</td>
</tr>
<tr>
<td>
Sterling I MIU (TYCO)</td>
<td>
</td>
</tr>
<tr>
<td>
Sterling I MIU (ROC w/Weitek)</td>
<td>
</td>
</tr>
<tr>
<td>
FPC (w/Weitek)</td>
<td>
</td>
</tr>
<tr>
<td>
FPC (w/Bit)</td>
<td>
</td>
</tr>
<tr>
<td>
Timex-II</td>
<td>
</td>
</tr>
<tr>
<td>
Rolex</td>
<td>
725/50, 745i</td>
</tr>
<tr>
<td>
HARP-I</td>
<td>
</td>
</tr>
<tr>
<td>
Tornado</td>
<td>
J2x0,C1x0</td>
</tr>
<tr>
<td>
PA-50 (Hitachi)</td>
<td>
</td>
</tr>
<tr>
<td>
PCXL</td>
<td>
712/60/80/100</td>
</tr>
</tbody>
</table>
</div>
<div class="section">
<h1 id="x53555045525343414c415220455845435554494f4e">SUPERSCALAR EXECUTION</h1> The following table summarizes the superscalar execution capabilities of 32-bit PA-RISC processors.<p>
<table class="tbl">
<col style="width: 6.00ex;">
<col style="width: 13.00ex;">
<col style="width: 14.00ex;">
<tbody>
<tr>
<td>
CPU</td>
<td>
Units</td>
<td>
Bundles</td>
</tr>
<tr>
<td colspan="0">
</td>
</tr>
<tr>
<td>
7100</td>
<td>
1 integer ALU</td>
<td>
load-store/fp</td>
</tr>
<tr>
<td>
    </td>
<td>
1 FP         </td>
<td>
int/fp</td>
</tr>
<tr>
<td>
    </td>
<td>
             </td>
<td>
branch/*</td>
</tr>
<tr>
<td>
7100LC</td>
<td>
2 integer ALU</td>
<td>
load-store/int</td>
</tr>
<tr>
<td>
      </td>
<td>
1 FP	    </td>
<td>
load-store/fp</td>
</tr>
<tr>
<td>
      </td>
<td>
             </td>
<td>
int/fp</td>
</tr>
<tr>
<td>
      </td>
<td>
             </td>
<td>
branch/*</td>
</tr>
<tr>
<td>
7200</td>
<td>
2 integer ALU</td>
<td>
load-store/int</td>
</tr>
<tr>
<td>
    </td>
<td>
1 FP         </td>
<td>
load-store/fp</td>
</tr>
<tr>
<td>
    </td>
<td>
        </td>
<td>
int/int</td>
</tr>
<tr>
<td>
    </td>
<td>
        </td>
<td>
int/fp</td>
</tr>
<tr>
<td>
    </td>
<td>
        </td>
<td>
branch/*</td>
</tr>
<tr>
<td>
7300LC</td>
<td>
2 integer ALU</td>
<td>
load-store/int</td>
</tr>
<tr>
<td>
      </td>
<td>
1 FP         </td>
<td>
load-store/fp</td>
</tr>
<tr>
<td>
      </td>
<td>
        </td>
<td>
int/fp</td>
</tr>
<tr>
<td>
      </td>
<td>
        </td>
<td>
branch/*</td>
</tr>
</tbody>
</table>
<p>
In conclusion, all of the above CPUs are dual-issue, or 2-way superscalar, with the exception that on CPUs with two integer ALUs only one of these units is capable of doing shift, load/store, and test operations. Additionally, there are several kinds of restrictions placed upon the superscalar execution:<p>
For the purpose of showing which instructions are allowed to proceed together through the pipeline, they are divided into classes:<p>
<table class="tbl">
<col style="width: 5.00ex;">
<col style="width: 29.00ex;">
<tbody>
<tr>
<td>
Class</td>
<td>
Description</td>
</tr>
<tr>
<td colspan="0">
</td>
</tr>
<tr>
<td>
flop</td>
<td>
floating point operation</td>
</tr>
<tr>
<td>
ldst</td>
<td>
loads and stores</td>
</tr>
<tr>
<td>
flex</td>
<td>
integer ALU</td>
</tr>
<tr>
<td>
mm</td>
<td>
shifts, extracts and deposits</td>
</tr>
<tr>
<td>
nul</td>
<td>
might nullify successor</td>
</tr>
<tr>
<td>
bv</td>
<td>
BV, BE</td>
</tr>
<tr>
<td>
br</td>
<td>
other branches</td>
</tr>
<tr>
<td>
fsys</td>
<td>
FTEST and FP status/exception</td>
</tr>
<tr>
<td>
sys</td>
<td>
system control instructions</td>
</tr>
</tbody>
</table>
<p>
For CPUs with two integer ALUs (7100LC, 7200, 7300LC), the following table lists the instructions which are allowed to be executed concurrently:<p>
<table class="tbl">
<col style="width: 5.00ex;">
<col style="width: 32.00ex;">
<tbody>
<tr>
<td>
First</td>
<td>
Second instruction</td>
</tr>
<tr>
<td colspan="0">
</td>
</tr>
<tr>
<td>
flop</td>
<td>
 + ldst/flex/mm/nul/bv/br</td>
</tr>
<tr>
<td>
ldst</td>
<td>
 + flop/flex/mm/nul/br</td>
</tr>
<tr>
<td>
flex</td>
<td>
 + flop/ldst/flex/mm/nul/br/fsys</td>
</tr>
<tr>
<td>
mm</td>
<td>
 + flop/ldst/flex/fsys</td>
</tr>
<tr>
<td>
nul</td>
<td>
 + flop</td>
</tr>
<tr>
<td>
sys</td>
<td>
 never bundled</td>
</tr>
</tbody>
</table>
<p>
ldst + ldst is also possible under certain circumstances, which is then called "double word load/store".<p>
The following restrictions are placed upon the superscalar execution:<p>
<ul style="margin-top: 0.00em;margin-bottom: 0.00em;" class="list list-bul">
<li class="list-bul" style="margin-top: 0.00em;">
An instruction that modifies a register will not be bundled with another instruction that takes this register as operand. Exception: a flop can be bundled with an FP store of the flop's result register.</li>
<li class="list-bul" style="margin-top: 0.00em;">
An FP load to one word of a doubleword register will not be bundled with a flop that uses the other doubleword of this register.</li>
<li class="list-bul" style="margin-top: 0.00em;">
A flop will not be bundled with an FP load if both instructions have the same target register.</li>
<li class="list-bul" style="margin-top: 0.00em;">
An instruction that could set the carry/borrow bits will not be bundled with an instruction that uses carry/borrow bits.</li>
<li class="list-bul" style="margin-top: 0.00em;">
An instruction which is in the delay slot of a branch is never bundled with other instructions.</li>
<li class="list-bul" style="margin-top: 0.00em;">
An instruction which is at an odd word address and executed as a target of a taken branch is never bundled.</li>
<li class="list-bul" style="margin-top: 0.00em;">
An instruction which might nullify its successor is never bundled with this successor. Only if the successor is a flop instruction is this bundle allowed.</li>
</ul>
</div>
<div class="section">
<h1 id="x504552464f524d414e4345204d4f4e49544f5220434f50524f434553534f52">PERFORMANCE MONITOR COPROCESSOR</h1> The performance monitor coprocessor is an optional, implementation-dependent coprocessor which provides a minimal common software interface to implementation-dependent performance monitor hardware.</div>
<div class="section">
<h1 id="x4445425547205350454349414c20554e4954">DEBUG SPECIAL UNIT</h1> The debug special function unit is an optional, architected SFU which provides hardware assistance for software debugging using breakpoints. The debug SFU is currently defined only for Level 0 processors.</div>
<div class="section">
<h1 id="x53454520414c534f">SEE ALSO</h1> <a class="link-man" href="../../4/asp">asp(4)</a>, <a class="link-man" href="../../4/intro">intro(4)</a>, <a class="link-man" href="../../4/lasi">lasi(4)</a>, <a class="link-man" href="../../4/mem">mem(4)</a>, <a class="link-man" href="../../4/wax">wax(4)</a><p>
<a class="link-ext" href="http://www.openpa.net/">PA-RISC Information Resource</a><p>
<span class="ref"><span class="ref-auth">Hewlett-Packard</span>, <span class="ref-title">PA-RISC 1.1 Architecture and Instruction Set Reference Manual</span>, <span class="ref-date">May 15, 1996</span>.</span><p>
<span class="ref"><span class="ref-auth">Hewlett-Packard</span>, <span class="ref-title">PA7100LC ERS</span>, <span class="ref-num">Public version 1.0</span>, <span class="ref-date">March 30 1999</span>.</span><p>
<span class="ref"><span class="ref-auth">Hewlett-Packard Journal</span>, <span class="ref-title">Design of the PA7200 CPU</span>, <span class="ref-date">February 1996</span>.</span><p>
<span class="ref"><span class="ref-auth">Hewlett-Packard</span>, <span class="ref-title">PA7300LC ERS</span>, <span class="ref-num">Version 1.0</span>, <span class="ref-date">March 18 1996</span>.</span></div>
<div class="section">
<h1 id="x484953544f5259">HISTORY</h1> The <b class="name">cpu</b> driver was written by <span class="author">Michael Shalayeff</span> &#60;<a class="link-mail" href="mailto:mickey@openbsd.org">mickey@openbsd.org</a>&#62; for the HPPA port for <span class="unix">OpenBSD&#160;2.5</span>. It was ported to <span class="unix">NetBSD&#160;1.6</span> by Matthew Fredette.</div>
<table summary="Document Footer" class="foot" width="100%">
<col width="50%">
<col width="50%">
<tbody>
<tr>
<td class="foot-date">
April 4, 2002</td>
<td class="foot-os" align="right">
NetBSD 7.99</td>
</tr>
</tbody>
</table>
</div>
</body>
</html>

