<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jan 15 20:10:38 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     semafor1
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            2953 items scored, 2345 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.296ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             timer_118__i31  (from clk_c +)
   Destination:    FD1P3IX    SP             timer_118__i27  (to clk_c +)

   Delay:                   9.060ns  (31.1% logic, 68.9% route), 7 logic levels.

 Constraint Details:

      9.060ns data_path timer_118__i31 to timer_118__i27 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 4.296ns

 Path Details: timer_118__i31 to timer_118__i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              timer_118__i31 (from clk_c)
Route         2   e 0.838                                  timer[31]
LUT4        ---     0.408              D to Z              i24_4_lut
Route         1   e 0.660                                  n56
LUT4        ---     0.408              B to Z              i28_4_lut
Route         1   e 0.660                                  n60
LUT4        ---     0.408              B to Z              i30_4_lut
Route         1   e 0.660                                  n62
LUT4        ---     0.408              B to Z              i31_4_lut
Route        21   e 1.277                                  n63
LUT4        ---     0.408              B to Z              i1_2_lut_rep_15
Route         3   e 0.879                                  n1152
LUT4        ---     0.408              D to Z              i2_3_lut_rep_13_4_lut_4_lut
Route        18   e 1.271                                  clk_c_enable_36
                  --------
                    9.060  (31.1% logic, 68.9% route), 7 logic levels.


Error:  The following path violates requirements by 4.296ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             timer_118__i31  (from clk_c +)
   Destination:    FD1P3IX    SP             timer_118__i28  (to clk_c +)

   Delay:                   9.060ns  (31.1% logic, 68.9% route), 7 logic levels.

 Constraint Details:

      9.060ns data_path timer_118__i31 to timer_118__i28 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 4.296ns

 Path Details: timer_118__i31 to timer_118__i28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              timer_118__i31 (from clk_c)
Route         2   e 0.838                                  timer[31]
LUT4        ---     0.408              D to Z              i24_4_lut
Route         1   e 0.660                                  n56
LUT4        ---     0.408              B to Z              i28_4_lut
Route         1   e 0.660                                  n60
LUT4        ---     0.408              B to Z              i30_4_lut
Route         1   e 0.660                                  n62
LUT4        ---     0.408              B to Z              i31_4_lut
Route        21   e 1.277                                  n63
LUT4        ---     0.408              B to Z              i1_2_lut_rep_15
Route         3   e 0.879                                  n1152
LUT4        ---     0.408              D to Z              i2_3_lut_rep_13_4_lut_4_lut
Route        18   e 1.271                                  clk_c_enable_36
                  --------
                    9.060  (31.1% logic, 68.9% route), 7 logic levels.


Error:  The following path violates requirements by 4.296ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             timer_118__i31  (from clk_c +)
   Destination:    FD1P3IX    SP             timer_118__i31  (to clk_c +)

   Delay:                   9.060ns  (31.1% logic, 68.9% route), 7 logic levels.

 Constraint Details:

      9.060ns data_path timer_118__i31 to timer_118__i31 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 4.296ns

 Path Details: timer_118__i31 to timer_118__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              timer_118__i31 (from clk_c)
Route         2   e 0.838                                  timer[31]
LUT4        ---     0.408              D to Z              i24_4_lut
Route         1   e 0.660                                  n56
LUT4        ---     0.408              B to Z              i28_4_lut
Route         1   e 0.660                                  n60
LUT4        ---     0.408              B to Z              i30_4_lut
Route         1   e 0.660                                  n62
LUT4        ---     0.408              B to Z              i31_4_lut
Route        21   e 1.277                                  n63
LUT4        ---     0.408              B to Z              i1_2_lut_rep_15
Route         3   e 0.879                                  n1152
LUT4        ---     0.408              D to Z              i2_3_lut_rep_13_4_lut_4_lut
Route        18   e 1.271                                  clk_c_enable_36
                  --------
                    9.060  (31.1% logic, 68.9% route), 7 logic levels.

Warning: 9.296 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     9.296 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n63                                     |      21|    2240|     95.52%
                                        |        |        |
n62                                     |       1|    1120|     47.76%
                                        |        |        |
n1152                                   |       3|    1024|     43.67%
                                        |        |        |
clk_c_enable_36                         |      18|     576|     24.56%
                                        |        |        |
n954                                    |      18|     576|     24.56%
                                        |        |        |
n58                                     |       1|     560|     23.88%
                                        |        |        |
n60                                     |       1|     560|     23.88%
                                        |        |        |
n49                                     |       1|     280|     11.94%
                                        |        |        |
n50                                     |       1|     280|     11.94%
                                        |        |        |
n52                                     |       1|     280|     11.94%
                                        |        |        |
n54                                     |       1|     280|     11.94%
                                        |        |        |
n56                                     |       1|     280|     11.94%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 2345  Score: 4802911

Constraints cover  2953 paths, 126 nets, and 303 connections (91.0% coverage)


Peak memory: 64274432 bytes, TRCE: 2453504 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
