m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
Ufour_bit_majority_function
Z0 !s110 1515851984
!i10b 1
!s100 3Na8E43_RJ[g_6o[AZQ>[3
I>ZzCcUGbU328G<_km_g^n3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_majority_function
Z3 w1515851977
Z4 8C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_majority_function/4_bit_majority_function.v
Z5 FC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_majority_function/4_bit_majority_function.v
L0 3
Z6 OP;L;10.4a;61
r1
!s85 0
31
Z7 !s108 1515851984.000000
Z8 !s107 C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_majority_function/4_bit_majority_function.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_majority_function/4_bit_majority_function.v|
!s101 -O0
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vfourbit
R0
!i10b 1
!s100 0UdR[NhEjQ5HKnLUSeMaA0
IZN`amO^X@hHm@=@^n[F[[0
R1
R2
R3
R4
R5
L0 27
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
vtest_four_bit_function
R0
!i10b 1
!s100 1m]a8ZG^Ufn33gIO5ok9K0
IFnkE@ob_iz4O[@7z9EOj42
R1
R2
R3
R4
R5
L0 33
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
