{"vcs1":{"timestamp_begin":1731979989.873033144, "rt":1.99, "ut":0.78, "st":0.26}}
{"vcselab":{"timestamp_begin":1731979991.945291097, "rt":8.23, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1731980000.258641235, "rt":0.37, "ut":0.11, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731979989.207030410}
{"VCS_COMP_START_TIME": 1731979989.207030410}
{"VCS_COMP_END_TIME": 1731980049.770799538}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 333736}}
{"stitch_vcselab": {"peak_mem": 231588}}
