// Seed: 1025127087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_9;
  assign id_4 = 1;
  assign id_2 = (1) == 1;
  uwire id_10 = id_9;
  id_11(
      .id_0(id_5),
      .id_1(id_5),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5({id_4{id_4}}),
      .id_6(1),
      .id_7(id_9)
  );
  assign id_8 = 1;
  always while (id_8) @(posedge 1);
  assign id_7 = 1;
  wire id_12;
  assign id_9 = 1;
  initial id_7 = #1 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(*) id_3 = #1 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_6,
      id_4,
      id_6,
      id_6,
      id_3,
      id_16
  );
endmodule
