// Seed: 4204866996
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2
);
  id_4(
      -1, id_2
  );
  assign module_1.id_6 = 0;
  wire id_5;
  assign id_0 = id_5;
  parameter id_6 = 1;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    input tri1 id_0,
    input tri _id_1,
    output wire id_2[-1 : id_1],
    output supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
endmodule
