|final_top
clk => clk.IN2
rst_n => rst_n.IN2
key[0] => key[0].IN1
key[1] => key[1].IN1
key[2] => key[2].IN1
key[3] => key[3].IN1
key_5 => key_5.IN1
adc_din[0] => adc_din[0].IN1
adc_din[1] => adc_din[1].IN1
adc_din[2] => adc_din[2].IN1
adc_din[3] => adc_din[3].IN1
adc_din[4] => adc_din[4].IN1
adc_din[5] => adc_din[5].IN1
adc_din[6] => adc_din[6].IN1
adc_din[7] => adc_din[7].IN1
adc_clk <= Oscill_main_top:Oscill_main_top.adc_clk
vga_hys <= Oscill_main_top:Oscill_main_top.vga_hys
vga_vys <= Oscill_main_top:Oscill_main_top.vga_vys
vga_rgb[0] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[1] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[2] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[3] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[4] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[5] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[6] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[7] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[8] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[9] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[10] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[11] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[12] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[13] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[14] <= Oscill_main_top:Oscill_main_top.vga_rgb
vga_rgb[15] <= Oscill_main_top:Oscill_main_top.vga_rgb
key_multiwave[0] => key_multiwave[0].IN1
key_multiwave[1] => key_multiwave[1].IN1
key_multiwave[2] => key_multiwave[2].IN1
dac_mode <= multiwave:multiwave.dac_mode
dac_clka <= multiwave:multiwave.dac_clka
dac_da[0] <= multiwave:multiwave.dac_da
dac_da[1] <= multiwave:multiwave.dac_da
dac_da[2] <= multiwave:multiwave.dac_da
dac_da[3] <= multiwave:multiwave.dac_da
dac_da[4] <= multiwave:multiwave.dac_da
dac_da[5] <= multiwave:multiwave.dac_da
dac_da[6] <= multiwave:multiwave.dac_da
dac_da[7] <= multiwave:multiwave.dac_da
dac_wra <= multiwave:multiwave.dac_wra
dac_sleep <= multiwave:multiwave.dac_sleep


|final_top|Oscill_main_top:Oscill_main_top
clk => clk.IN1
rst_n => rst_n.IN6
key[0] => key[0].IN1
key[1] => key[1].IN1
key[2] => key[2].IN1
key[3] => key[3].IN1
key_5 => key_5.IN1
adc_din[0] => adc_din[0].IN2
adc_din[1] => adc_din[1].IN2
adc_din[2] => adc_din[2].IN2
adc_din[3] => adc_din[3].IN2
adc_din[4] => adc_din[4].IN2
adc_din[5] => adc_din[5].IN2
adc_din[6] => adc_din[6].IN2
adc_din[7] => adc_din[7].IN2
adc_clk <= c1_25M.DB_MAX_OUTPUT_PORT_TYPE
vga_hys <= Oscill_vga_driver:uut7.vga_hys
vga_vys <= Oscill_vga_driver:uut7.vga_vys
vga_rgb[0] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[1] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[2] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[3] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[4] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[5] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[6] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[7] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[8] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[9] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[10] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[11] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[12] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[13] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[14] <= Oscill_vga_driver:uut7.vga_rgb
vga_rgb[15] <= Oscill_vga_driver:uut7.vga_rgb


|final_top|Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|final_top|Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component
inclk[0] => Oscill_PLL_32M_altpll1:auto_generated.inclk[0]
inclk[1] => Oscill_PLL_32M_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|final_top|Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component|Oscill_PLL_32M_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1
clk => auto_trig.CLK
clk => ram_waddr[0]~reg0.CLK
clk => ram_waddr[1]~reg0.CLK
clk => ram_waddr[2]~reg0.CLK
clk => ram_waddr[3]~reg0.CLK
clk => ram_waddr[4]~reg0.CLK
clk => ram_waddr[5]~reg0.CLK
clk => ram_waddr[6]~reg0.CLK
clk => ram_waddr[7]~reg0.CLK
clk => ram_waddr[8]~reg0.CLK
clk => ram_waddr[9]~reg0.CLK
clk => ram_waddr[10]~reg0.CLK
clk => ram_waddr[11]~reg0.CLK
clk => ram_waddr[12]~reg0.CLK
clk => ram_wdata[0]~reg0.CLK
clk => ram_wdata[1]~reg0.CLK
clk => ram_wdata[2]~reg0.CLK
clk => ram_wdata[3]~reg0.CLK
clk => ram_wdata[4]~reg0.CLK
clk => ram_wdata[5]~reg0.CLK
clk => ram_wdata[6]~reg0.CLK
clk => ram_wdata[7]~reg0.CLK
clk => ram_wren~reg0.CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt1[2].CLK
clk => cnt1[3].CLK
clk => cnt1[4].CLK
clk => cnt1[5].CLK
clk => cnt1[6].CLK
clk => cnt1[7].CLK
clk => cnt1[8].CLK
clk => cnt1[9].CLK
clk => cnt1[10].CLK
clk => cnt1[11].CLK
clk => cnt1[12].CLK
clk => wrreq~reg0.CLK
clk => rdreq~reg0.CLK
clk => result_out~reg0.CLK
clk => sel_result_ff1.CLK
clk => sel_result_ff0.CLK
clk => i[0]~reg0.CLK
clk => i[1]~reg0.CLK
clk => i[2]~reg0.CLK
clk => flag_add.CLK
clk => cnt2[0].CLK
clk => cnt2[1].CLK
clk => cnt2[2].CLK
clk => sel_data_in[0]~reg0.CLK
clk => sel_data_in[1]~reg0.CLK
clk => sel_data_in[2]~reg0.CLK
clk => sel_data_in[3]~reg0.CLK
clk => sel_data_in[4]~reg0.CLK
clk => sel_data_in[5]~reg0.CLK
clk => sel_data_in[6]~reg0.CLK
clk => sel_data_in[7]~reg0.CLK
clk => state_c~1.DATAIN
rst_n => ram_waddr[0]~reg0.ACLR
rst_n => ram_waddr[1]~reg0.ACLR
rst_n => ram_waddr[2]~reg0.ACLR
rst_n => ram_waddr[3]~reg0.ACLR
rst_n => ram_waddr[4]~reg0.ACLR
rst_n => ram_waddr[5]~reg0.ACLR
rst_n => ram_waddr[6]~reg0.ACLR
rst_n => ram_waddr[7]~reg0.ACLR
rst_n => ram_waddr[8]~reg0.ACLR
rst_n => ram_waddr[9]~reg0.ACLR
rst_n => ram_waddr[10]~reg0.ACLR
rst_n => ram_waddr[11]~reg0.ACLR
rst_n => ram_waddr[12]~reg0.ACLR
rst_n => ram_wdata[0]~reg0.ACLR
rst_n => ram_wdata[1]~reg0.ACLR
rst_n => ram_wdata[2]~reg0.ACLR
rst_n => ram_wdata[3]~reg0.ACLR
rst_n => ram_wdata[4]~reg0.ACLR
rst_n => ram_wdata[5]~reg0.ACLR
rst_n => ram_wdata[6]~reg0.ACLR
rst_n => ram_wdata[7]~reg0.ACLR
rst_n => ram_wren~reg0.ACLR
rst_n => sel_data_in[0]~reg0.PRESET
rst_n => sel_data_in[1]~reg0.ACLR
rst_n => sel_data_in[2]~reg0.ACLR
rst_n => sel_data_in[3]~reg0.ACLR
rst_n => sel_data_in[4]~reg0.ACLR
rst_n => sel_data_in[5]~reg0.ACLR
rst_n => sel_data_in[6]~reg0.ACLR
rst_n => sel_data_in[7]~reg0.ACLR
rst_n => wrreq~reg0.ACLR
rst_n => rdreq~reg0.ACLR
rst_n => result_out~reg0.ACLR
rst_n => i[0]~reg0.PRESET
rst_n => i[1]~reg0.ACLR
rst_n => i[2]~reg0.ACLR
rst_n => cnt2[0].PRESET
rst_n => cnt2[1].ACLR
rst_n => cnt2[2].ACLR
rst_n => flag_add.ACLR
rst_n => sel_result_ff0.ACLR
rst_n => sel_result_ff1.ACLR
rst_n => cnt1[0].ACLR
rst_n => cnt1[1].ACLR
rst_n => cnt1[2].ACLR
rst_n => cnt1[3].ACLR
rst_n => cnt1[4].ACLR
rst_n => cnt1[5].ACLR
rst_n => cnt1[6].ACLR
rst_n => cnt1[7].ACLR
rst_n => cnt1[8].ACLR
rst_n => cnt1[9].ACLR
rst_n => cnt1[10].ACLR
rst_n => cnt1[11].ACLR
rst_n => cnt1[12].ACLR
rst_n => auto_trig.ACLR
rst_n => state_c~3.DATAIN
sel_data_in[0] <= sel_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_data_in[1] <= sel_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_data_in[2] <= sel_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_data_in[3] <= sel_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_data_in[4] <= sel_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_data_in[5] <= sel_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_data_in[6] <= sel_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_data_in[7] <= sel_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel <= <VCC>
sel_result => always7.IN1
adc_clk_sel[0] <= <GND>
adc_clk_sel[1] <= <VCC>
adc_clk_sel[2] <= <GND>
adc_clk_sel[3] <= <GND>
adc_clk_sel[4] <= <GND>
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Add4.IN16
q[1] => Add4.IN15
q[2] => Add4.IN14
q[3] => Add4.IN13
q[4] => Add4.IN12
q[5] => Add4.IN11
q[6] => Add4.IN10
q[7] => Add4.IN9
rdempty => ram2show_start.IN0
rdempty => rdreq.DATAB
rdempty => rdreq.DATAA
wrfull => trig2ram_start.IN0
wrfull => wrreq.DATAB
wrfull => wrreq.DATAB
wrfull => wrreq.DATAB
rd_full => ~NO_FANOUT~
rd_usedw[0] => LessThan0.IN32
rd_usedw[0] => LessThan1.IN32
rd_usedw[1] => LessThan0.IN31
rd_usedw[1] => LessThan1.IN31
rd_usedw[2] => LessThan0.IN30
rd_usedw[2] => LessThan1.IN30
rd_usedw[3] => LessThan0.IN29
rd_usedw[3] => LessThan1.IN29
rd_usedw[4] => LessThan0.IN28
rd_usedw[4] => LessThan1.IN28
rd_usedw[5] => LessThan0.IN27
rd_usedw[5] => LessThan1.IN27
rd_usedw[6] => LessThan0.IN26
rd_usedw[6] => LessThan1.IN26
rd_usedw[7] => LessThan0.IN25
rd_usedw[7] => LessThan1.IN25
rd_usedw[8] => LessThan0.IN24
rd_usedw[8] => LessThan1.IN24
rd_usedw[9] => LessThan0.IN23
rd_usedw[9] => LessThan1.IN23
rd_usedw[10] => LessThan0.IN22
rd_usedw[10] => LessThan1.IN22
rd_usedw[11] => LessThan0.IN21
rd_usedw[11] => LessThan1.IN21
rd_usedw[12] => LessThan0.IN20
rd_usedw[12] => LessThan1.IN20
rd_usedw[13] => LessThan0.IN19
rd_usedw[13] => LessThan1.IN19
rd_usedw[14] => LessThan0.IN18
rd_usedw[14] => LessThan1.IN18
rd_usedw[15] => LessThan0.IN17
rd_usedw[15] => LessThan1.IN17
key1_l2h => end_cnt2.IN1
key1_l2h => idl2trig_start.IN0
key1_l2h => show2trig_start.IN1
key1_l2h => cnt2[2].ENA
key1_l2h => cnt2[1].ENA
key1_l2h => cnt2[0].ENA
key2_l2h => show2idle_start.IN0
key3_l2h => sel_data_in.OUTPUTSELECT
key3_l2h => sel_data_in.OUTPUTSELECT
key3_l2h => sel_data_in.OUTPUTSELECT
key3_l2h => sel_data_in.OUTPUTSELECT
key3_l2h => sel_data_in.OUTPUTSELECT
key3_l2h => sel_data_in.OUTPUTSELECT
key3_l2h => sel_data_in.OUTPUTSELECT
key3_l2h => sel_data_in.OUTPUTSELECT
key4_l2h => sel_data_in.OUTPUTSELECT
key4_l2h => sel_data_in.OUTPUTSELECT
key4_l2h => sel_data_in.OUTPUTSELECT
key4_l2h => sel_data_in.OUTPUTSELECT
key4_l2h => sel_data_in.OUTPUTSELECT
key4_l2h => sel_data_in.OUTPUTSELECT
key4_l2h => sel_data_in.OUTPUTSELECT
key4_l2h => sel_data_in.OUTPUTSELECT
key5_l2h => auto_trig.DATAIN
show_en <= show_en.DB_MAX_OUTPUT_PORT_TYPE
show_addr[0] <= <GND>
show_addr[1] <= <GND>
show_addr[2] <= <GND>
show_addr[3] <= <GND>
show_addr[4] <= <GND>
show_addr[5] <= <VCC>
show_addr[6] <= show_addr.DB_MAX_OUTPUT_PORT_TYPE
show_addr[7] <= show_addr.DB_MAX_OUTPUT_PORT_TYPE
show_addr[8] <= show_addr.DB_MAX_OUTPUT_PORT_TYPE
show_addr[9] <= show_addr.DB_MAX_OUTPUT_PORT_TYPE
show_addr[10] <= show_addr.DB_MAX_OUTPUT_PORT_TYPE
show_addr[11] <= show_addr.DB_MAX_OUTPUT_PORT_TYPE
show_addr[12] <= show_addr.DB_MAX_OUTPUT_PORT_TYPE
show_wide[0] <= <GND>
show_wide[1] <= <GND>
show_wide[2] <= <GND>
show_wide[3] <= <GND>
show_wide[4] <= <GND>
show_wide[5] <= <GND>
show_wide[6] <= <GND>
show_wide[7] <= <GND>
show_sel[0] <= <GND>
show_sel[1] <= show_en.DB_MAX_OUTPUT_PORT_TYPE
result_out <= result_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[0] <= ram_waddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[1] <= ram_waddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[2] <= ram_waddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[3] <= ram_waddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[4] <= ram_waddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[5] <= ram_waddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[6] <= ram_waddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[7] <= ram_waddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[8] <= ram_waddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[9] <= ram_waddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[10] <= ram_waddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[11] <= ram_waddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[12] <= ram_waddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[0] <= ram_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[1] <= ram_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[2] <= ram_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[3] <= ram_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[4] <= ram_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[5] <= ram_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[6] <= ram_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[7] <= ram_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wren <= ram_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rdy => show2trig_start.IN1
i[0] <= i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[1] <= i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[2] <= i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2
rst_n => q_ff0[0].ACLR
rst_n => q_ff0[1].ACLR
rst_n => q_ff0[2].ACLR
rst_n => q_ff0[3].ACLR
rst_n => q_ff0[4].ACLR
rst_n => q_ff0[5].ACLR
rst_n => q_ff0[6].ACLR
rst_n => q_ff0[7].ACLR
rst_n => sel_result~reg0.ACLR
clk_adc => clk_adc.IN1
clk => clk.IN1
adc_data_in[0] => adc_data_in[0].IN1
adc_data_in[1] => adc_data_in[1].IN1
adc_data_in[2] => adc_data_in[2].IN1
adc_data_in[3] => adc_data_in[3].IN1
adc_data_in[4] => adc_data_in[4].IN1
adc_data_in[5] => adc_data_in[5].IN1
adc_data_in[6] => adc_data_in[6].IN1
adc_data_in[7] => adc_data_in[7].IN1
sel_data_in[0] => LessThan0.IN8
sel_data_in[0] => LessThan1.IN8
sel_data_in[0] => LessThan2.IN8
sel_data_in[0] => LessThan3.IN8
sel_data_in[1] => LessThan0.IN7
sel_data_in[1] => LessThan1.IN7
sel_data_in[1] => LessThan2.IN7
sel_data_in[1] => LessThan3.IN7
sel_data_in[2] => LessThan0.IN6
sel_data_in[2] => LessThan1.IN6
sel_data_in[2] => LessThan2.IN6
sel_data_in[2] => LessThan3.IN6
sel_data_in[3] => LessThan0.IN5
sel_data_in[3] => LessThan1.IN5
sel_data_in[3] => LessThan2.IN5
sel_data_in[3] => LessThan3.IN5
sel_data_in[4] => LessThan0.IN4
sel_data_in[4] => LessThan1.IN4
sel_data_in[4] => LessThan2.IN4
sel_data_in[4] => LessThan3.IN4
sel_data_in[5] => LessThan0.IN3
sel_data_in[5] => LessThan1.IN3
sel_data_in[5] => LessThan2.IN3
sel_data_in[5] => LessThan3.IN3
sel_data_in[6] => LessThan0.IN2
sel_data_in[6] => LessThan1.IN2
sel_data_in[6] => LessThan2.IN2
sel_data_in[6] => LessThan3.IN2
sel_data_in[7] => LessThan0.IN1
sel_data_in[7] => LessThan1.IN1
sel_data_in[7] => LessThan2.IN1
sel_data_in[7] => LessThan3.IN1
sel => always1.IN1
sel => always1.IN1
sel_result <= sel_result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component
data[0] => dcfifo_ghf1:auto_generated.data[0]
data[1] => dcfifo_ghf1:auto_generated.data[1]
data[2] => dcfifo_ghf1:auto_generated.data[2]
data[3] => dcfifo_ghf1:auto_generated.data[3]
data[4] => dcfifo_ghf1:auto_generated.data[4]
data[5] => dcfifo_ghf1:auto_generated.data[5]
data[6] => dcfifo_ghf1:auto_generated.data[6]
data[7] => dcfifo_ghf1:auto_generated.data[7]
q[0] <= dcfifo_ghf1:auto_generated.q[0]
q[1] <= dcfifo_ghf1:auto_generated.q[1]
q[2] <= dcfifo_ghf1:auto_generated.q[2]
q[3] <= dcfifo_ghf1:auto_generated.q[3]
q[4] <= dcfifo_ghf1:auto_generated.q[4]
q[5] <= dcfifo_ghf1:auto_generated.q[5]
q[6] <= dcfifo_ghf1:auto_generated.q[6]
q[7] <= dcfifo_ghf1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ghf1:auto_generated.rdclk
rdreq => dcfifo_ghf1:auto_generated.rdreq
wrclk => dcfifo_ghf1:auto_generated.wrclk
wrreq => dcfifo_ghf1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_ghf1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ghf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated
data[0] => altsyncram_j121:fifo_ram.data_a[0]
data[1] => altsyncram_j121:fifo_ram.data_a[1]
data[2] => altsyncram_j121:fifo_ram.data_a[2]
data[3] => altsyncram_j121:fifo_ram.data_a[3]
data[4] => altsyncram_j121:fifo_ram.data_a[4]
data[5] => altsyncram_j121:fifo_ram.data_a[5]
data[6] => altsyncram_j121:fifo_ram.data_a[6]
data[7] => altsyncram_j121:fifo_ram.data_a[7]
q[0] <= altsyncram_j121:fifo_ram.q_b[0]
q[1] <= altsyncram_j121:fifo_ram.q_b[1]
q[2] <= altsyncram_j121:fifo_ram.q_b[2]
q[3] <= altsyncram_j121:fifo_ram.q_b[3]
q[4] <= altsyncram_j121:fifo_ram.q_b[4]
q[5] <= altsyncram_j121:fifo_ram.q_b[5]
q[6] <= altsyncram_j121:fifo_ram.q_b[6]
q[7] <= altsyncram_j121:fifo_ram.q_b[7]
rdclk => a_graycounter_nn6:rdptr_g1p.clock
rdclk => altsyncram_j121:fifo_ram.clock1
rdclk => alt_synch_pipe_d9l:rs_dgwp.clock
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_j5c:wrptr_g1p.clock
wrclk => altsyncram_j121:fifo_ram.clock0
wrclk => alt_synch_pipe_e9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_nn6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_j5c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|altsyncram_j121:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
clock => dffpipe_uu8:dffpipe12.clock
d[0] => dffpipe_uu8:dffpipe12.d[0]
d[1] => dffpipe_uu8:dffpipe12.d[1]
d[2] => dffpipe_uu8:dffpipe12.d[2]
d[3] => dffpipe_uu8:dffpipe12.d[3]
d[4] => dffpipe_uu8:dffpipe12.d[4]
q[0] <= dffpipe_uu8:dffpipe12.q[0]
q[1] <= dffpipe_uu8:dffpipe12.q[1]
q[2] <= dffpipe_uu8:dffpipe12.q[2]
q[3] <= dffpipe_uu8:dffpipe12.q[3]
q[4] <= dffpipe_uu8:dffpipe12.q[4]


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
clock => dffpipe_vu8:dffpipe15.clock
d[0] => dffpipe_vu8:dffpipe15.d[0]
d[1] => dffpipe_vu8:dffpipe15.d[1]
d[2] => dffpipe_vu8:dffpipe15.d[2]
d[3] => dffpipe_vu8:dffpipe15.d[3]
d[4] => dffpipe_vu8:dffpipe15.d[4]
q[0] <= dffpipe_vu8:dffpipe15.q[0]
q[1] <= dffpipe_vu8:dffpipe15.q[1]
q[2] <= dffpipe_vu8:dffpipe15.q[2]
q[3] <= dffpipe_vu8:dffpipe15.q[3]
q[4] <= dffpipe_vu8:dffpipe15.q[4]


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|cmpr_b66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|cmpr_b66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|final_top|Oscill_main_top:Oscill_main_top|Oscill_adc_clk:uut3
rst_n => x1[0].ACLR
rst_n => x1[1].ACLR
rst_n => x1[2].ACLR
rst_n => x1[3].ACLR
rst_n => x1[4].ACLR
rst_n => x1[5].ACLR
rst_n => x1[6].ACLR
rst_n => x1[7].ACLR
rst_n => x1[8].ACLR
rst_n => x1[9].ACLR
rst_n => x1[10].ACLR
rst_n => x1[11].ACLR
rst_n => x1[12].ACLR
rst_n => x1[13].ACLR
rst_n => x1[14].ACLR
rst_n => x1[15].ACLR
rst_n => x1[16].ACLR
rst_n => clk_adc~reg0.ACLR
rst_n => cnt1[0].ACLR
rst_n => cnt1[1].ACLR
rst_n => cnt1[2].ACLR
rst_n => cnt1[3].ACLR
rst_n => cnt1[4].ACLR
rst_n => cnt1[5].ACLR
rst_n => cnt1[6].ACLR
rst_n => cnt1[7].ACLR
rst_n => cnt1[8].ACLR
rst_n => cnt1[9].ACLR
rst_n => cnt1[10].ACLR
rst_n => cnt1[11].ACLR
rst_n => cnt1[12].ACLR
rst_n => cnt1[13].ACLR
rst_n => cnt1[14].ACLR
rst_n => cnt1[15].ACLR
rst_n => cnt1[16].ACLR
clk => clk_adc~reg0.CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt1[2].CLK
clk => cnt1[3].CLK
clk => cnt1[4].CLK
clk => cnt1[5].CLK
clk => cnt1[6].CLK
clk => cnt1[7].CLK
clk => cnt1[8].CLK
clk => cnt1[9].CLK
clk => cnt1[10].CLK
clk => cnt1[11].CLK
clk => cnt1[12].CLK
clk => cnt1[13].CLK
clk => cnt1[14].CLK
clk => cnt1[15].CLK
clk => cnt1[16].CLK
clk => x1[0].CLK
clk => x1[1].CLK
clk => x1[2].CLK
clk => x1[3].CLK
clk => x1[4].CLK
clk => x1[5].CLK
clk => x1[6].CLK
clk => x1[7].CLK
clk => x1[8].CLK
clk => x1[9].CLK
clk => x1[10].CLK
clk => x1[11].CLK
clk => x1[12].CLK
clk => x1[13].CLK
clk => x1[14].CLK
clk => x1[15].CLK
clk => x1[16].CLK
adc_clk_sel[0] => Add0.IN10
adc_clk_sel[0] => ShiftLeft1.IN22
adc_clk_sel[1] => Add0.IN9
adc_clk_sel[1] => ShiftLeft1.IN21
adc_clk_sel[2] => Add0.IN8
adc_clk_sel[2] => ShiftLeft1.IN20
adc_clk_sel[3] => Add0.IN7
adc_clk_sel[3] => ShiftLeft1.IN19
adc_clk_sel[4] => Add0.IN6
adc_clk_sel[4] => ShiftLeft1.IN18
clk_adc <= clk_adc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component
data[0] => dcfifo_46h1:auto_generated.data[0]
data[1] => dcfifo_46h1:auto_generated.data[1]
data[2] => dcfifo_46h1:auto_generated.data[2]
data[3] => dcfifo_46h1:auto_generated.data[3]
data[4] => dcfifo_46h1:auto_generated.data[4]
data[5] => dcfifo_46h1:auto_generated.data[5]
data[6] => dcfifo_46h1:auto_generated.data[6]
data[7] => dcfifo_46h1:auto_generated.data[7]
q[0] <= dcfifo_46h1:auto_generated.q[0]
q[1] <= dcfifo_46h1:auto_generated.q[1]
q[2] <= dcfifo_46h1:auto_generated.q[2]
q[3] <= dcfifo_46h1:auto_generated.q[3]
q[4] <= dcfifo_46h1:auto_generated.q[4]
q[5] <= dcfifo_46h1:auto_generated.q[5]
q[6] <= dcfifo_46h1:auto_generated.q[6]
q[7] <= dcfifo_46h1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_46h1:auto_generated.rdclk
rdreq => dcfifo_46h1:auto_generated.rdreq
wrclk => dcfifo_46h1:auto_generated.wrclk
wrreq => dcfifo_46h1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_46h1:auto_generated.rdempty
rdfull <= dcfifo_46h1:auto_generated.rdfull
wrempty <= <GND>
wrfull <= dcfifo_46h1:auto_generated.wrfull
rdusedw[0] <= dcfifo_46h1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_46h1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_46h1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_46h1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_46h1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_46h1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_46h1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_46h1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_46h1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_46h1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_46h1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_46h1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_46h1:auto_generated.rdusedw[12]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated
data[0] => altsyncram_j421:fifo_ram.data_a[0]
data[1] => altsyncram_j421:fifo_ram.data_a[1]
data[2] => altsyncram_j421:fifo_ram.data_a[2]
data[3] => altsyncram_j421:fifo_ram.data_a[3]
data[4] => altsyncram_j421:fifo_ram.data_a[4]
data[5] => altsyncram_j421:fifo_ram.data_a[5]
data[6] => altsyncram_j421:fifo_ram.data_a[6]
data[7] => altsyncram_j421:fifo_ram.data_a[7]
q[0] <= altsyncram_j421:fifo_ram.q_b[0]
q[1] <= altsyncram_j421:fifo_ram.q_b[1]
q[2] <= altsyncram_j421:fifo_ram.q_b[2]
q[3] <= altsyncram_j421:fifo_ram.q_b[3]
q[4] <= altsyncram_j421:fifo_ram.q_b[4]
q[5] <= altsyncram_j421:fifo_ram.q_b[5]
q[6] <= altsyncram_j421:fifo_ram.q_b[6]
q[7] <= altsyncram_j421:fifo_ram.q_b[7]
rdclk => a_graycounter_7p6:rdptr_g1p.clock
rdclk => altsyncram_j421:fifo_ram.clock1
rdclk => dffpipe_d09:rs_brp.clock
rdclk => dffpipe_d09:rs_bwp.clock
rdclk => alt_synch_pipe_tal:rs_dgwp.clock
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_r76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_37c:wrptr_g1p.clock
wrclk => altsyncram_j421:fifo_ram.clock0
wrclk => alt_synch_pipe_ual:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_7p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_37c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[12] => ram_block11a0.PORTAADDR12
address_a[12] => ram_block11a1.PORTAADDR12
address_a[12] => ram_block11a2.PORTAADDR12
address_a[12] => ram_block11a3.PORTAADDR12
address_a[12] => ram_block11a4.PORTAADDR12
address_a[12] => ram_block11a5.PORTAADDR12
address_a[12] => ram_block11a6.PORTAADDR12
address_a[12] => ram_block11a7.PORTAADDR12
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[12] => ram_block11a0.PORTBADDR12
address_b[12] => ram_block11a1.PORTBADDR12
address_b[12] => ram_block11a2.PORTBADDR12
address_b[12] => ram_block11a3.PORTBADDR12
address_b[12] => ram_block11a4.PORTBADDR12
address_b[12] => ram_block11a5.PORTBADDR12
address_b[12] => ram_block11a6.PORTBADDR12
address_b[12] => ram_block11a7.PORTBADDR12
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_brp
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe12a[13].DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_bwp
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe12a[13].DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp
clock => dffpipe_e09:dffpipe13.clock
d[0] => dffpipe_e09:dffpipe13.d[0]
d[1] => dffpipe_e09:dffpipe13.d[1]
d[2] => dffpipe_e09:dffpipe13.d[2]
d[3] => dffpipe_e09:dffpipe13.d[3]
d[4] => dffpipe_e09:dffpipe13.d[4]
d[5] => dffpipe_e09:dffpipe13.d[5]
d[6] => dffpipe_e09:dffpipe13.d[6]
d[7] => dffpipe_e09:dffpipe13.d[7]
d[8] => dffpipe_e09:dffpipe13.d[8]
d[9] => dffpipe_e09:dffpipe13.d[9]
d[10] => dffpipe_e09:dffpipe13.d[10]
d[11] => dffpipe_e09:dffpipe13.d[11]
d[12] => dffpipe_e09:dffpipe13.d[12]
d[13] => dffpipe_e09:dffpipe13.d[13]
q[0] <= dffpipe_e09:dffpipe13.q[0]
q[1] <= dffpipe_e09:dffpipe13.q[1]
q[2] <= dffpipe_e09:dffpipe13.q[2]
q[3] <= dffpipe_e09:dffpipe13.q[3]
q[4] <= dffpipe_e09:dffpipe13.q[4]
q[5] <= dffpipe_e09:dffpipe13.q[5]
q[6] <= dffpipe_e09:dffpipe13.q[6]
q[7] <= dffpipe_e09:dffpipe13.q[7]
q[8] <= dffpipe_e09:dffpipe13.q[8]
q[9] <= dffpipe_e09:dffpipe13.q[9]
q[10] <= dffpipe_e09:dffpipe13.q[10]
q[11] <= dffpipe_e09:dffpipe13.q[11]
q[12] <= dffpipe_e09:dffpipe13.q[12]
q[13] <= dffpipe_e09:dffpipe13.q[13]


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[13].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
d[13] => dffe14a[13].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe15a[13].DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp
clock => dffpipe_f09:dffpipe16.clock
d[0] => dffpipe_f09:dffpipe16.d[0]
d[1] => dffpipe_f09:dffpipe16.d[1]
d[2] => dffpipe_f09:dffpipe16.d[2]
d[3] => dffpipe_f09:dffpipe16.d[3]
d[4] => dffpipe_f09:dffpipe16.d[4]
d[5] => dffpipe_f09:dffpipe16.d[5]
d[6] => dffpipe_f09:dffpipe16.d[6]
d[7] => dffpipe_f09:dffpipe16.d[7]
d[8] => dffpipe_f09:dffpipe16.d[8]
d[9] => dffpipe_f09:dffpipe16.d[9]
d[10] => dffpipe_f09:dffpipe16.d[10]
d[11] => dffpipe_f09:dffpipe16.d[11]
d[12] => dffpipe_f09:dffpipe16.d[12]
d[13] => dffpipe_f09:dffpipe16.d[13]
q[0] <= dffpipe_f09:dffpipe16.q[0]
q[1] <= dffpipe_f09:dffpipe16.q[1]
q[2] <= dffpipe_f09:dffpipe16.q[2]
q[3] <= dffpipe_f09:dffpipe16.q[3]
q[4] <= dffpipe_f09:dffpipe16.q[4]
q[5] <= dffpipe_f09:dffpipe16.q[5]
q[6] <= dffpipe_f09:dffpipe16.q[6]
q[7] <= dffpipe_f09:dffpipe16.q[7]
q[8] <= dffpipe_f09:dffpipe16.q[8]
q[9] <= dffpipe_f09:dffpipe16.q[9]
q[10] <= dffpipe_f09:dffpipe16.q[10]
q[11] <= dffpipe_f09:dffpipe16.q[11]
q[12] <= dffpipe_f09:dffpipe16.q[12]
q[13] <= dffpipe_f09:dffpipe16.q[13]


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[13].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
d[13] => dffe17a[13].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe18a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe18a[13].DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|cmpr_r76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|cmpr_r76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|cmpr_r76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|final_top|Oscill_main_top:Oscill_main_top|Oscill_ram:uut5
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|final_top|Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component
wren_a => altsyncram_pco1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pco1:auto_generated.data_a[0]
data_a[1] => altsyncram_pco1:auto_generated.data_a[1]
data_a[2] => altsyncram_pco1:auto_generated.data_a[2]
data_a[3] => altsyncram_pco1:auto_generated.data_a[3]
data_a[4] => altsyncram_pco1:auto_generated.data_a[4]
data_a[5] => altsyncram_pco1:auto_generated.data_a[5]
data_a[6] => altsyncram_pco1:auto_generated.data_a[6]
data_a[7] => altsyncram_pco1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_pco1:auto_generated.address_a[0]
address_a[1] => altsyncram_pco1:auto_generated.address_a[1]
address_a[2] => altsyncram_pco1:auto_generated.address_a[2]
address_a[3] => altsyncram_pco1:auto_generated.address_a[3]
address_a[4] => altsyncram_pco1:auto_generated.address_a[4]
address_a[5] => altsyncram_pco1:auto_generated.address_a[5]
address_a[6] => altsyncram_pco1:auto_generated.address_a[6]
address_a[7] => altsyncram_pco1:auto_generated.address_a[7]
address_a[8] => altsyncram_pco1:auto_generated.address_a[8]
address_a[9] => altsyncram_pco1:auto_generated.address_a[9]
address_a[10] => altsyncram_pco1:auto_generated.address_a[10]
address_a[11] => altsyncram_pco1:auto_generated.address_a[11]
address_a[12] => altsyncram_pco1:auto_generated.address_a[12]
address_b[0] => altsyncram_pco1:auto_generated.address_b[0]
address_b[1] => altsyncram_pco1:auto_generated.address_b[1]
address_b[2] => altsyncram_pco1:auto_generated.address_b[2]
address_b[3] => altsyncram_pco1:auto_generated.address_b[3]
address_b[4] => altsyncram_pco1:auto_generated.address_b[4]
address_b[5] => altsyncram_pco1:auto_generated.address_b[5]
address_b[6] => altsyncram_pco1:auto_generated.address_b[6]
address_b[7] => altsyncram_pco1:auto_generated.address_b[7]
address_b[8] => altsyncram_pco1:auto_generated.address_b[8]
address_b[9] => altsyncram_pco1:auto_generated.address_b[9]
address_b[10] => altsyncram_pco1:auto_generated.address_b[10]
address_b[11] => altsyncram_pco1:auto_generated.address_b[11]
address_b[12] => altsyncram_pco1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pco1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_pco1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pco1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pco1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pco1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pco1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pco1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pco1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pco1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|final_top|Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6
clk => vga_data[0]~reg0.CLK
clk => vga_data[1]~reg0.CLK
clk => vga_data[2]~reg0.CLK
clk => vga_data[3]~reg0.CLK
clk => vga_data[4]~reg0.CLK
clk => vga_data[5]~reg0.CLK
clk => vga_data[6]~reg0.CLK
clk => vga_data[7]~reg0.CLK
clk => vga_data[8]~reg0.CLK
clk => vga_data[9]~reg0.CLK
clk => vga_data[10]~reg0.CLK
clk => vga_data[11]~reg0.CLK
clk => vga_data[12]~reg0.CLK
clk => vga_data[13]~reg0.CLK
clk => vga_data[14]~reg0.CLK
clk => vga_data[15]~reg0.CLK
clk => ram_rdata_ff0[0].CLK
clk => ram_rdata_ff0[1].CLK
clk => ram_rdata_ff0[2].CLK
clk => ram_rdata_ff0[3].CLK
clk => ram_rdata_ff0[4].CLK
clk => ram_rdata_ff0[5].CLK
clk => ram_rdata_ff0[6].CLK
clk => ram_rdata_ff0[7].CLK
clk => vga_en~reg0.CLK
rst_n => vga_data[0]~reg0.ACLR
rst_n => vga_data[1]~reg0.ACLR
rst_n => vga_data[2]~reg0.ACLR
rst_n => vga_data[3]~reg0.ACLR
rst_n => vga_data[4]~reg0.ACLR
rst_n => vga_data[5]~reg0.ACLR
rst_n => vga_data[6]~reg0.ACLR
rst_n => vga_data[7]~reg0.ACLR
rst_n => vga_data[8]~reg0.ACLR
rst_n => vga_data[9]~reg0.ACLR
rst_n => vga_data[10]~reg0.ACLR
rst_n => vga_data[11]~reg0.ACLR
rst_n => vga_data[12]~reg0.ACLR
rst_n => vga_data[13]~reg0.ACLR
rst_n => vga_data[14]~reg0.ACLR
rst_n => vga_data[15]~reg0.ACLR
rst_n => vga_en~reg0.ACLR
rst_n => ram_rdata_ff0[0].ACLR
rst_n => ram_rdata_ff0[1].ACLR
rst_n => ram_rdata_ff0[2].ACLR
rst_n => ram_rdata_ff0[3].ACLR
rst_n => ram_rdata_ff0[4].ACLR
rst_n => ram_rdata_ff0[5].ACLR
rst_n => ram_rdata_ff0[6].ACLR
rst_n => ram_rdata_ff0[7].ACLR
show_en => vga_en~reg0.DATAIN
show_addr[0] => Add0.IN32
show_addr[1] => Add0.IN31
show_addr[2] => Add0.IN30
show_addr[3] => Add0.IN29
show_addr[4] => Add0.IN28
show_addr[5] => Add0.IN27
show_addr[6] => Add0.IN26
show_addr[7] => Add0.IN25
show_addr[8] => Add0.IN24
show_addr[9] => Add0.IN23
show_addr[10] => Add0.IN22
show_addr[11] => Add0.IN21
show_addr[12] => Add0.IN20
show_addr[13] => Add0.IN19
show_addr[14] => Add0.IN18
show_addr[15] => Add0.IN17
show_wide[0] => ~NO_FANOUT~
show_wide[1] => ~NO_FANOUT~
show_wide[2] => ~NO_FANOUT~
show_wide[3] => ~NO_FANOUT~
show_wide[4] => ~NO_FANOUT~
show_wide[5] => ~NO_FANOUT~
show_wide[6] => ~NO_FANOUT~
show_wide[7] => ~NO_FANOUT~
show_sel[0] => Equal0.IN31
show_sel[1] => Equal0.IN0
ram_raddr[0] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[1] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[2] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[3] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[4] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[5] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[6] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[7] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[8] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[9] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[10] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[11] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[12] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[13] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[14] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[15] <= ram_raddr.DB_MAX_OUTPUT_PORT_TYPE
ram_rdata[0] => LessThan0.IN8
ram_rdata[0] => LessThan2.IN9
ram_rdata[0] => LessThan3.IN8
ram_rdata[0] => LessThan4.IN9
ram_rdata[0] => Equal1.IN8
ram_rdata[0] => ram_rdata_ff0[0].DATAIN
ram_rdata[1] => LessThan0.IN7
ram_rdata[1] => LessThan2.IN8
ram_rdata[1] => LessThan3.IN7
ram_rdata[1] => LessThan4.IN8
ram_rdata[1] => Equal1.IN7
ram_rdata[1] => ram_rdata_ff0[1].DATAIN
ram_rdata[2] => LessThan0.IN6
ram_rdata[2] => LessThan2.IN7
ram_rdata[2] => LessThan3.IN6
ram_rdata[2] => LessThan4.IN7
ram_rdata[2] => Equal1.IN6
ram_rdata[2] => ram_rdata_ff0[2].DATAIN
ram_rdata[3] => LessThan0.IN5
ram_rdata[3] => LessThan2.IN6
ram_rdata[3] => LessThan3.IN5
ram_rdata[3] => LessThan4.IN6
ram_rdata[3] => Equal1.IN5
ram_rdata[3] => ram_rdata_ff0[3].DATAIN
ram_rdata[4] => LessThan0.IN4
ram_rdata[4] => LessThan2.IN5
ram_rdata[4] => LessThan3.IN4
ram_rdata[4] => LessThan4.IN5
ram_rdata[4] => Equal1.IN4
ram_rdata[4] => ram_rdata_ff0[4].DATAIN
ram_rdata[5] => LessThan0.IN3
ram_rdata[5] => LessThan2.IN4
ram_rdata[5] => LessThan3.IN3
ram_rdata[5] => LessThan4.IN4
ram_rdata[5] => Equal1.IN3
ram_rdata[5] => ram_rdata_ff0[5].DATAIN
ram_rdata[6] => LessThan0.IN2
ram_rdata[6] => LessThan2.IN3
ram_rdata[6] => LessThan3.IN2
ram_rdata[6] => LessThan4.IN3
ram_rdata[6] => Equal1.IN2
ram_rdata[6] => ram_rdata_ff0[6].DATAIN
ram_rdata[7] => LessThan0.IN1
ram_rdata[7] => LessThan2.IN2
ram_rdata[7] => LessThan3.IN1
ram_rdata[7] => LessThan4.IN2
ram_rdata[7] => Equal1.IN1
ram_rdata[7] => ram_rdata_ff0[7].DATAIN
vga_x[0] => Mult0.IN10
vga_x[0] => Equal3.IN31
vga_x[0] => Equal4.IN0
vga_x[1] => Mult0.IN9
vga_x[1] => len_flag2.IN1
vga_x[1] => Equal3.IN2
vga_x[1] => Equal4.IN31
vga_x[2] => Mult0.IN8
vga_x[2] => Equal3.IN30
vga_x[2] => Equal4.IN30
vga_x[3] => Mult0.IN7
vga_x[3] => Equal3.IN29
vga_x[3] => Equal4.IN29
vga_x[4] => Mult0.IN6
vga_x[4] => Equal3.IN28
vga_x[4] => Equal4.IN28
vga_x[5] => Mult0.IN5
vga_x[5] => Equal3.IN27
vga_x[6] => Mult0.IN4
vga_x[6] => Equal3.IN1
vga_x[7] => Mult0.IN3
vga_x[7] => Equal3.IN26
vga_x[8] => Mult0.IN2
vga_x[8] => Equal3.IN0
vga_x[9] => Mult0.IN1
vga_x[9] => Equal3.IN25
vga_x[10] => Mult0.IN0
vga_x[10] => Equal3.IN24
vga_y[0] => LessThan6.IN22
vga_y[0] => LessThan7.IN22
vga_y[0] => Add1.IN11
vga_y[0] => Equal5.IN0
vga_y[1] => LessThan6.IN21
vga_y[1] => LessThan7.IN21
vga_y[1] => len_flag2.IN1
vga_y[1] => Add1.IN10
vga_y[1] => Equal5.IN31
vga_y[2] => LessThan6.IN20
vga_y[2] => LessThan7.IN20
vga_y[2] => Add1.IN9
vga_y[2] => Equal5.IN30
vga_y[3] => LessThan6.IN19
vga_y[3] => LessThan7.IN19
vga_y[3] => Add1.IN8
vga_y[3] => Equal5.IN29
vga_y[4] => LessThan6.IN18
vga_y[4] => LessThan7.IN18
vga_y[4] => Add1.IN4
vga_y[4] => Equal5.IN28
vga_y[5] => LessThan6.IN17
vga_y[5] => LessThan7.IN17
vga_y[5] => Add1.IN3
vga_y[6] => LessThan6.IN16
vga_y[6] => LessThan7.IN16
vga_y[6] => Add1.IN2
vga_y[7] => LessThan6.IN15
vga_y[7] => LessThan7.IN15
vga_y[7] => Add1.IN7
vga_y[8] => LessThan6.IN14
vga_y[8] => LessThan7.IN14
vga_y[8] => Add1.IN1
vga_y[9] => LessThan6.IN13
vga_y[9] => LessThan7.IN13
vga_y[9] => Add1.IN6
vga_y[10] => LessThan6.IN12
vga_y[10] => LessThan7.IN12
vga_y[10] => Add1.IN5
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[8] <= vga_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[9] <= vga_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[10] <= vga_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[11] <= vga_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[12] <= vga_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[13] <= vga_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[14] <= vga_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[15] <= vga_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_en <= vga_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_data_in[0] => Equal2.IN8
sel_data_in[1] => Equal2.IN7
sel_data_in[2] => Equal2.IN6
sel_data_in[3] => Equal2.IN5
sel_data_in[4] => Equal2.IN4
sel_data_in[5] => Equal2.IN3
sel_data_in[6] => Equal2.IN2
sel_data_in[7] => Equal2.IN1
vga_rdy => ~NO_FANOUT~
result_out => always3.IN1
result_out => always3.IN1
i[0] => Mult0.IN13
i[1] => Mult0.IN12
i[2] => Mult0.IN11


|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7
clk => vga_rgb[0]~reg0.CLK
clk => vga_rgb[1]~reg0.CLK
clk => vga_rgb[2]~reg0.CLK
clk => vga_rgb[3]~reg0.CLK
clk => vga_rgb[4]~reg0.CLK
clk => vga_rgb[5]~reg0.CLK
clk => vga_rgb[6]~reg0.CLK
clk => vga_rgb[7]~reg0.CLK
clk => vga_rgb[8]~reg0.CLK
clk => vga_rgb[9]~reg0.CLK
clk => vga_rgb[10]~reg0.CLK
clk => vga_rgb[11]~reg0.CLK
clk => vga_rgb[12]~reg0.CLK
clk => vga_rgb[13]~reg0.CLK
clk => vga_rgb[14]~reg0.CLK
clk => vga_rgb[15]~reg0.CLK
clk => vga_vys~reg0.CLK
clk => vga_hys~reg0.CLK
clk => vga_y[0]~reg0.CLK
clk => vga_y[1]~reg0.CLK
clk => vga_y[2]~reg0.CLK
clk => vga_y[3]~reg0.CLK
clk => vga_y[4]~reg0.CLK
clk => vga_y[5]~reg0.CLK
clk => vga_y[6]~reg0.CLK
clk => vga_y[7]~reg0.CLK
clk => vga_y[8]~reg0.CLK
clk => vga_y[9]~reg0.CLK
clk => vga_y[10]~reg0.CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt1[2].CLK
clk => cnt1[3].CLK
clk => cnt1[4].CLK
clk => cnt1[5].CLK
clk => cnt1[6].CLK
clk => cnt1[7].CLK
clk => cnt1[8].CLK
clk => cnt1[9].CLK
clk => cnt1[10].CLK
clk => vga_x[0]~reg0.CLK
clk => vga_x[1]~reg0.CLK
clk => vga_x[2]~reg0.CLK
clk => vga_x[3]~reg0.CLK
clk => vga_x[4]~reg0.CLK
clk => vga_x[5]~reg0.CLK
clk => vga_x[6]~reg0.CLK
clk => vga_x[7]~reg0.CLK
clk => vga_x[8]~reg0.CLK
clk => vga_x[9]~reg0.CLK
clk => vga_x[10]~reg0.CLK
clk => cnt0[0].CLK
clk => cnt0[1].CLK
clk => cnt0[2].CLK
clk => cnt0[3].CLK
clk => cnt0[4].CLK
clk => cnt0[5].CLK
clk => cnt0[6].CLK
clk => cnt0[7].CLK
clk => cnt0[8].CLK
clk => cnt0[9].CLK
clk => cnt0[10].CLK
clk => vga_rdy~reg0.CLK
rst_n => vga_rgb[0]~reg0.ACLR
rst_n => vga_rgb[1]~reg0.ACLR
rst_n => vga_rgb[2]~reg0.ACLR
rst_n => vga_rgb[3]~reg0.ACLR
rst_n => vga_rgb[4]~reg0.ACLR
rst_n => vga_rgb[5]~reg0.ACLR
rst_n => vga_rgb[6]~reg0.ACLR
rst_n => vga_rgb[7]~reg0.ACLR
rst_n => vga_rgb[8]~reg0.ACLR
rst_n => vga_rgb[9]~reg0.ACLR
rst_n => vga_rgb[10]~reg0.ACLR
rst_n => vga_rgb[11]~reg0.ACLR
rst_n => vga_rgb[12]~reg0.ACLR
rst_n => vga_rgb[13]~reg0.ACLR
rst_n => vga_rgb[14]~reg0.ACLR
rst_n => vga_rgb[15]~reg0.ACLR
rst_n => vga_hys~reg0.ACLR
rst_n => vga_vys~reg0.ACLR
rst_n => vga_x[0]~reg0.ACLR
rst_n => vga_x[1]~reg0.ACLR
rst_n => vga_x[2]~reg0.ACLR
rst_n => vga_x[3]~reg0.ACLR
rst_n => vga_x[4]~reg0.ACLR
rst_n => vga_x[5]~reg0.ACLR
rst_n => vga_x[6]~reg0.ACLR
rst_n => vga_x[7]~reg0.ACLR
rst_n => vga_x[8]~reg0.ACLR
rst_n => vga_x[9]~reg0.ACLR
rst_n => vga_x[10]~reg0.ACLR
rst_n => vga_y[0]~reg0.ACLR
rst_n => vga_y[1]~reg0.ACLR
rst_n => vga_y[2]~reg0.ACLR
rst_n => vga_y[3]~reg0.ACLR
rst_n => vga_y[4]~reg0.ACLR
rst_n => vga_y[5]~reg0.ACLR
rst_n => vga_y[6]~reg0.ACLR
rst_n => vga_y[7]~reg0.ACLR
rst_n => vga_y[8]~reg0.ACLR
rst_n => vga_y[9]~reg0.ACLR
rst_n => vga_y[10]~reg0.ACLR
rst_n => vga_rdy~reg0.ACLR
rst_n => cnt0[0].ACLR
rst_n => cnt0[1].ACLR
rst_n => cnt0[2].ACLR
rst_n => cnt0[3].ACLR
rst_n => cnt0[4].ACLR
rst_n => cnt0[5].ACLR
rst_n => cnt0[6].ACLR
rst_n => cnt0[7].ACLR
rst_n => cnt0[8].ACLR
rst_n => cnt0[9].ACLR
rst_n => cnt0[10].ACLR
rst_n => cnt1[0].ACLR
rst_n => cnt1[1].ACLR
rst_n => cnt1[2].ACLR
rst_n => cnt1[3].ACLR
rst_n => cnt1[4].ACLR
rst_n => cnt1[5].ACLR
rst_n => cnt1[6].ACLR
rst_n => cnt1[7].ACLR
rst_n => cnt1[8].ACLR
rst_n => cnt1[9].ACLR
rst_n => cnt1[10].ACLR
din_en => ~NO_FANOUT~
din[0] => vga_rgb.DATAB
din[1] => vga_rgb.DATAB
din[2] => vga_rgb.DATAB
din[3] => vga_rgb.DATAB
din[4] => vga_rgb.DATAB
din[5] => vga_rgb.DATAB
din[6] => vga_rgb.DATAB
din[7] => vga_rgb.DATAB
din[8] => vga_rgb.DATAB
din[9] => vga_rgb.DATAB
din[10] => vga_rgb.DATAB
din[11] => vga_rgb.DATAB
din[12] => vga_rgb.DATAB
din[13] => vga_rgb.DATAB
din[14] => vga_rgb.DATAB
din[15] => vga_rgb.DATAB
vga_hys <= vga_hys~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vys <= vga_vys~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[3] <= vga_rgb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[4] <= vga_rgb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[5] <= vga_rgb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[6] <= vga_rgb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[7] <= vga_rgb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[8] <= vga_rgb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[9] <= vga_rgb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[10] <= vga_rgb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[11] <= vga_rgb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[12] <= vga_rgb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[13] <= vga_rgb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[14] <= vga_rgb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[15] <= vga_rgb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[0] <= vga_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[1] <= vga_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[2] <= vga_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[3] <= vga_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[4] <= vga_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[5] <= vga_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[6] <= vga_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[7] <= vga_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[8] <= vga_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[9] <= vga_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_x[10] <= vga_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[0] <= vga_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[1] <= vga_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[2] <= vga_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[3] <= vga_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[4] <= vga_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[5] <= vga_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[6] <= vga_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[7] <= vga_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[8] <= vga_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[9] <= vga_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_y[10] <= vga_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rdy <= vga_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|final_top|Oscill_main_top:Oscill_main_top|Oscill_key:uut8
clk => key4_l2h~reg0.CLK
clk => key3_l2h~reg0.CLK
clk => key2_l2h~reg0.CLK
clk => key1_l2h~reg0.CLK
clk => key5_l2h~reg0.CLK
clk => key_in_old[0].CLK
clk => key_in_old[1].CLK
clk => key_in_old[2].CLK
clk => key_in_old[3].CLK
clk => key_in_old[4].CLK
clk => cnt0[0].CLK
clk => cnt0[1].CLK
clk => cnt0[2].CLK
clk => cnt0[3].CLK
clk => cnt0[4].CLK
clk => cnt0[5].CLK
clk => cnt0[6].CLK
clk => cnt0[7].CLK
clk => cnt0[8].CLK
clk => cnt0[9].CLK
clk => cnt0[10].CLK
clk => cnt0[11].CLK
clk => cnt0[12].CLK
clk => cnt0[13].CLK
clk => cnt0[14].CLK
clk => cnt0[15].CLK
clk => cnt0[16].CLK
clk => cnt0[17].CLK
clk => cnt0[18].CLK
clk => cnt0[19].CLK
clk => cnt0[20].CLK
clk => cnt0[21].CLK
clk => cnt0[22].CLK
clk => cnt0[23].CLK
clk => cnt0[24].CLK
clk => cnt0[25].CLK
clk => cnt0[26].CLK
clk => cnt0[27].CLK
clk => cnt0[28].CLK
clk => cnt0[29].CLK
clk => cnt0[30].CLK
clk => cnt0[31].CLK
clk => key_out_old~1.DATAIN
clk => key_out~6.DATAIN
rst_n => cnt0[0].ACLR
rst_n => cnt0[1].ACLR
rst_n => cnt0[2].ACLR
rst_n => cnt0[3].ACLR
rst_n => cnt0[4].ACLR
rst_n => cnt0[5].ACLR
rst_n => cnt0[6].ACLR
rst_n => cnt0[7].ACLR
rst_n => cnt0[8].ACLR
rst_n => cnt0[9].ACLR
rst_n => cnt0[10].ACLR
rst_n => cnt0[11].ACLR
rst_n => cnt0[12].ACLR
rst_n => cnt0[13].ACLR
rst_n => cnt0[14].ACLR
rst_n => cnt0[15].ACLR
rst_n => cnt0[16].ACLR
rst_n => cnt0[17].ACLR
rst_n => cnt0[18].ACLR
rst_n => cnt0[19].ACLR
rst_n => cnt0[20].ACLR
rst_n => cnt0[21].ACLR
rst_n => cnt0[22].ACLR
rst_n => cnt0[23].ACLR
rst_n => cnt0[24].ACLR
rst_n => cnt0[25].ACLR
rst_n => cnt0[26].ACLR
rst_n => cnt0[27].ACLR
rst_n => cnt0[28].ACLR
rst_n => cnt0[29].ACLR
rst_n => cnt0[30].ACLR
rst_n => cnt0[31].ACLR
rst_n => key4_l2h~reg0.ACLR
rst_n => key3_l2h~reg0.ACLR
rst_n => key2_l2h~reg0.ACLR
rst_n => key1_l2h~reg0.ACLR
rst_n => key5_l2h~reg0.ACLR
rst_n => key_in_old[0].ACLR
rst_n => key_in_old[1].ACLR
rst_n => key_in_old[2].ACLR
rst_n => key_in_old[3].ACLR
rst_n => key_in_old[4].ACLR
rst_n => key_out_old~3.DATAIN
rst_n => key_out~8.DATAIN
key_in[0] => Equal0.IN4
key_in[0] => Equal2.IN3
key_in[0] => Equal3.IN2
key_in[0] => Equal4.IN2
key_in[0] => Equal5.IN2
key_in[0] => key_in_old[0].DATAIN
key_in[1] => Equal0.IN3
key_in[1] => Equal2.IN2
key_in[1] => Equal3.IN3
key_in[1] => Equal4.IN1
key_in[1] => Equal5.IN1
key_in[1] => key_in_old[1].DATAIN
key_in[2] => Equal0.IN2
key_in[2] => Equal2.IN1
key_in[2] => Equal3.IN1
key_in[2] => Equal4.IN3
key_in[2] => Equal5.IN0
key_in[2] => key_in_old[2].DATAIN
key_in[3] => Equal0.IN1
key_in[3] => Equal2.IN0
key_in[3] => Equal3.IN0
key_in[3] => Equal4.IN0
key_in[3] => Equal5.IN3
key_in[3] => key_in_old[3].DATAIN
key_5 => key5_l2h~reg0.DATAIN
key1_l2h <= key1_l2h~reg0.DB_MAX_OUTPUT_PORT_TYPE
key2_l2h <= key2_l2h~reg0.DB_MAX_OUTPUT_PORT_TYPE
key3_l2h <= key3_l2h~reg0.DB_MAX_OUTPUT_PORT_TYPE
key4_l2h <= key4_l2h~reg0.DB_MAX_OUTPUT_PORT_TYPE
key5_l2h <= key5_l2h~reg0.DB_MAX_OUTPUT_PORT_TYPE


|final_top|multiwave:multiwave
clk => clk.IN4
rst_n => dac_da[0]~reg0.ACLR
rst_n => dac_da[1]~reg0.ACLR
rst_n => dac_da[2]~reg0.ACLR
rst_n => dac_da[3]~reg0.ACLR
rst_n => dac_da[4]~reg0.ACLR
rst_n => dac_da[5]~reg0.ACLR
rst_n => dac_da[6]~reg0.ACLR
rst_n => dac_da[7]~reg0.ACLR
rst_n => addr_sin[0].ACLR
rst_n => addr_sin[1].ACLR
rst_n => addr_sin[2].ACLR
rst_n => addr_sin[3].ACLR
rst_n => addr_sin[4].ACLR
rst_n => addr_sin[5].ACLR
rst_n => addr_sin[6].ACLR
rst_n => addr_sin[7].ACLR
rst_n => addr_juchi[0].ACLR
rst_n => addr_juchi[1].ACLR
rst_n => addr_juchi[2].ACLR
rst_n => addr_juchi[3].ACLR
rst_n => addr_juchi[4].ACLR
rst_n => addr_juchi[5].ACLR
rst_n => addr_juchi[6].ACLR
rst_n => addr_juchi[7].ACLR
rst_n => addr_rec[0].ACLR
rst_n => addr_rec[1].ACLR
rst_n => addr_rec[2].ACLR
rst_n => addr_rec[3].ACLR
rst_n => addr_rec[4].ACLR
rst_n => addr_rec[5].ACLR
rst_n => addr_rec[6].ACLR
rst_n => addr_rec[7].ACLR
rst_n => addr_trig[0].ACLR
rst_n => addr_trig[1].ACLR
rst_n => addr_trig[2].ACLR
rst_n => addr_trig[3].ACLR
rst_n => addr_trig[4].ACLR
rst_n => addr_trig[5].ACLR
rst_n => addr_trig[6].ACLR
rst_n => addr_trig[7].ACLR
key_multiwave[0] => Equal0.IN31
key_multiwave[0] => Equal1.IN0
key_multiwave[0] => Equal2.IN31
key_multiwave[0] => Equal3.IN1
key_multiwave[1] => Equal0.IN30
key_multiwave[1] => Equal1.IN31
key_multiwave[1] => Equal2.IN0
key_multiwave[1] => Equal3.IN0
key_multiwave[2] => Equal0.IN29
key_multiwave[2] => Equal1.IN30
key_multiwave[2] => Equal2.IN30
key_multiwave[2] => Equal3.IN31
dac_mode <= <VCC>
dac_clka <= clk.DB_MAX_OUTPUT_PORT_TYPE
dac_da[0] <= dac_da[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_da[1] <= dac_da[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_da[2] <= dac_da[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_da[3] <= dac_da[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_da[4] <= dac_da[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_da[5] <= dac_da[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_da[6] <= dac_da[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_da[7] <= dac_da[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_wra <= clk.DB_MAX_OUTPUT_PORT_TYPE
dac_sleep <= <GND>


|final_top|multiwave:multiwave|my_sin:mysin
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|final_top|multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q691:auto_generated.address_a[0]
address_a[1] => altsyncram_q691:auto_generated.address_a[1]
address_a[2] => altsyncram_q691:auto_generated.address_a[2]
address_a[3] => altsyncram_q691:auto_generated.address_a[3]
address_a[4] => altsyncram_q691:auto_generated.address_a[4]
address_a[5] => altsyncram_q691:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q691:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q691:auto_generated.q_a[0]
q_a[1] <= altsyncram_q691:auto_generated.q_a[1]
q_a[2] <= altsyncram_q691:auto_generated.q_a[2]
q_a[3] <= altsyncram_q691:auto_generated.q_a[3]
q_a[4] <= altsyncram_q691:auto_generated.q_a[4]
q_a[5] <= altsyncram_q691:auto_generated.q_a[5]
q_a[6] <= altsyncram_q691:auto_generated.q_a[6]
q_a[7] <= altsyncram_q691:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|final_top|multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component|altsyncram_q691:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|final_top|multiwave:multiwave|my_juchi:myjuchi
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|final_top|multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b691:auto_generated.address_a[0]
address_a[1] => altsyncram_b691:auto_generated.address_a[1]
address_a[2] => altsyncram_b691:auto_generated.address_a[2]
address_a[3] => altsyncram_b691:auto_generated.address_a[3]
address_a[4] => altsyncram_b691:auto_generated.address_a[4]
address_a[5] => altsyncram_b691:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b691:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b691:auto_generated.q_a[0]
q_a[1] <= altsyncram_b691:auto_generated.q_a[1]
q_a[2] <= altsyncram_b691:auto_generated.q_a[2]
q_a[3] <= altsyncram_b691:auto_generated.q_a[3]
q_a[4] <= altsyncram_b691:auto_generated.q_a[4]
q_a[5] <= altsyncram_b691:auto_generated.q_a[5]
q_a[6] <= altsyncram_b691:auto_generated.q_a[6]
q_a[7] <= altsyncram_b691:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|final_top|multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component|altsyncram_b691:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|final_top|multiwave:multiwave|my_rec:myrec
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|final_top|multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a691:auto_generated.address_a[0]
address_a[1] => altsyncram_a691:auto_generated.address_a[1]
address_a[2] => altsyncram_a691:auto_generated.address_a[2]
address_a[3] => altsyncram_a691:auto_generated.address_a[3]
address_a[4] => altsyncram_a691:auto_generated.address_a[4]
address_a[5] => altsyncram_a691:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a691:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a691:auto_generated.q_a[0]
q_a[1] <= altsyncram_a691:auto_generated.q_a[1]
q_a[2] <= altsyncram_a691:auto_generated.q_a[2]
q_a[3] <= altsyncram_a691:auto_generated.q_a[3]
q_a[4] <= altsyncram_a691:auto_generated.q_a[4]
q_a[5] <= altsyncram_a691:auto_generated.q_a[5]
q_a[6] <= altsyncram_a691:auto_generated.q_a[6]
q_a[7] <= altsyncram_a691:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|final_top|multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component|altsyncram_a691:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|final_top|multiwave:multiwave|my_trig:mytrig
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|final_top|multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6a91:auto_generated.address_a[0]
address_a[1] => altsyncram_6a91:auto_generated.address_a[1]
address_a[2] => altsyncram_6a91:auto_generated.address_a[2]
address_a[3] => altsyncram_6a91:auto_generated.address_a[3]
address_a[4] => altsyncram_6a91:auto_generated.address_a[4]
address_a[5] => altsyncram_6a91:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6a91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6a91:auto_generated.q_a[0]
q_a[1] <= altsyncram_6a91:auto_generated.q_a[1]
q_a[2] <= altsyncram_6a91:auto_generated.q_a[2]
q_a[3] <= altsyncram_6a91:auto_generated.q_a[3]
q_a[4] <= altsyncram_6a91:auto_generated.q_a[4]
q_a[5] <= altsyncram_6a91:auto_generated.q_a[5]
q_a[6] <= altsyncram_6a91:auto_generated.q_a[6]
q_a[7] <= altsyncram_6a91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|final_top|multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component|altsyncram_6a91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


