#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002862b1ae970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002862b1aeb00 .scope module, "tb" "tb" 3 89;
 .timescale -12 -12;
L_000002862b1adc00 .functor NOT 1, L_000002862b214d10, C4<0>, C4<0>, C4<0>;
L_000002862b1ad6c0 .functor XOR 4, L_000002862b158aa0, L_000002862b214c70, C4<0000>, C4<0000>;
L_000002862b1ad8f0 .functor XOR 4, L_000002862b1ad6c0, L_000002862b214ef0, C4<0000>, C4<0000>;
v000002862b19fad0_0 .net *"_ivl_10", 3 0, L_000002862b214ef0;  1 drivers
v000002862b19f8f0_0 .net *"_ivl_12", 3 0, L_000002862b1ad8f0;  1 drivers
v000002862b19eef0_0 .net *"_ivl_2", 3 0, L_000002862b1599a0;  1 drivers
v000002862b19ebd0_0 .net *"_ivl_4", 3 0, L_000002862b158aa0;  1 drivers
v000002862b19f030_0 .net *"_ivl_6", 3 0, L_000002862b214c70;  1 drivers
v000002862b19f170_0 .net *"_ivl_8", 3 0, L_000002862b1ad6c0;  1 drivers
v000002862b19f210_0 .var "clk", 0 0;
v000002862b19fc10_0 .net "dfr_dut", 0 0, v000002862b19f0d0_0;  1 drivers
v000002862b19fcb0_0 .net "dfr_ref", 0 0, L_000002862b159720;  1 drivers
v000002862b19fdf0_0 .net "fr1_dut", 0 0, v000002862b19e270_0;  1 drivers
v000002862b19fd50_0 .net "fr1_ref", 0 0, L_000002862b159680;  1 drivers
v000002862b158d20_0 .net "fr2_dut", 0 0, v000002862b19e8b0_0;  1 drivers
v000002862b1597c0_0 .net "fr2_ref", 0 0, L_000002862b159900;  1 drivers
v000002862b159860_0 .net "fr3_dut", 0 0, v000002862b19f710_0;  1 drivers
v000002862b1592c0_0 .net "fr3_ref", 0 0, L_000002862b159360;  1 drivers
v000002862b158f00_0 .net "reset", 0 0, v000002862b19e130_0;  1 drivers
v000002862b158fa0_0 .net "s", 3 1, v000002862b19f3f0_0;  1 drivers
v000002862b159040_0 .var/2u "stats1", 351 0;
v000002862b1594a0_0 .var/2u "strobe", 0 0;
v000002862b158b40_0 .net "tb_match", 0 0, L_000002862b214d10;  1 drivers
v000002862b159220_0 .net "tb_mismatch", 0 0, L_000002862b1adc00;  1 drivers
v000002862b158be0_0 .net "wavedrom_enable", 0 0, v000002862b19e950_0;  1 drivers
v000002862b158c80_0 .net "wavedrom_title", 511 0, v000002862b19e1d0_0;  1 drivers
E_000002862b1a9f30/0 .event negedge, v000002862b19ef90_0;
E_000002862b1a9f30/1 .event posedge, v000002862b19ef90_0;
E_000002862b1a9f30 .event/or E_000002862b1a9f30/0, E_000002862b1a9f30/1;
L_000002862b1599a0 .concat [ 1 1 1 1], L_000002862b159720, L_000002862b159680, L_000002862b159900, L_000002862b159360;
L_000002862b158aa0 .concat [ 1 1 1 1], L_000002862b159720, L_000002862b159680, L_000002862b159900, L_000002862b159360;
L_000002862b214c70 .concat [ 1 1 1 1], v000002862b19f0d0_0, v000002862b19e270_0, v000002862b19e8b0_0, v000002862b19f710_0;
L_000002862b214ef0 .concat [ 1 1 1 1], L_000002862b159720, L_000002862b159680, L_000002862b159900, L_000002862b159360;
L_000002862b214d10 .cmp/eeq 4, L_000002862b1599a0, L_000002862b1ad8f0;
S_000002862b1a6be0 .scope module, "good1" "RefModule" 3 142, 4 2 0, S_000002862b1aeb00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 1 "fr3";
    .port_info 4 /OUTPUT 1 "fr2";
    .port_info 5 /OUTPUT 1 "fr1";
    .port_info 6 /OUTPUT 1 "dfr";
P_000002862b1a6d70 .param/l "A2" 0 4 12, +C4<00000000000000000000000000000000>;
P_000002862b1a6da8 .param/l "B1" 0 4 12, +C4<00000000000000000000000000000001>;
P_000002862b1a6de0 .param/l "B2" 0 4 12, +C4<00000000000000000000000000000010>;
P_000002862b1a6e18 .param/l "C1" 0 4 12, +C4<00000000000000000000000000000011>;
P_000002862b1a6e50 .param/l "C2" 0 4 12, +C4<00000000000000000000000000000100>;
P_000002862b1a6e88 .param/l "D1" 0 4 12, +C4<00000000000000000000000000000101>;
v000002862b19e6d0_0 .net *"_ivl_6", 3 0, v000002862b19e450_0;  1 drivers
v000002862b19ef90_0 .net "clk", 0 0, v000002862b19f210_0;  1 drivers
v000002862b19f530_0 .net "dfr", 0 0, L_000002862b159720;  alias, 1 drivers
v000002862b19e450_0 .var "fr", 3 0;
v000002862b19e3b0_0 .net "fr1", 0 0, L_000002862b159680;  alias, 1 drivers
v000002862b19fe90_0 .net "fr2", 0 0, L_000002862b159900;  alias, 1 drivers
v000002862b19f490_0 .net "fr3", 0 0, L_000002862b159360;  alias, 1 drivers
v000002862b19e770_0 .var "next", 2 0;
v000002862b19f350_0 .net "reset", 0 0, v000002862b19e130_0;  alias, 1 drivers
v000002862b19fa30_0 .net "s", 3 1, v000002862b19f3f0_0;  alias, 1 drivers
v000002862b19e810_0 .var "state", 2 0;
E_000002862b1a97f0 .event edge, v000002862b19e810_0;
E_000002862b1a9cf0 .event edge, v000002862b19e810_0, v000002862b19fa30_0;
E_000002862b1a9970 .event posedge, v000002862b19ef90_0;
L_000002862b159360 .part v000002862b19e450_0, 3, 1;
L_000002862b159900 .part v000002862b19e450_0, 2, 1;
L_000002862b159680 .part v000002862b19e450_0, 1, 1;
L_000002862b159720 .part v000002862b19e450_0, 0, 1;
S_000002862b1a6ed0 .scope module, "stim1" "stimulus_gen" 3 137, 3 6 0, S_000002862b1aeb00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "s";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v000002862b19edb0_0 .net "clk", 0 0, v000002862b19f210_0;  alias, 1 drivers
v000002862b19e130_0 .var "reset", 0 0;
v000002862b19f3f0_0 .var "s", 3 1;
v000002862b19f5d0_0 .var/i "sval", 31 0;
v000002862b19e4f0_0 .net "tb_match", 0 0, L_000002862b214d10;  alias, 1 drivers
L_000002862b560088 .functor BUFT 1, C4<111011001000>, C4<0>, C4<0>, C4<0>;
v000002862b19f670_0 .net "val", 11 0, L_000002862b560088;  1 drivers
v000002862b19e950_0 .var "wavedrom_enable", 0 0;
v000002862b19e1d0_0 .var "wavedrom_title", 511 0;
S_000002862b16bac0 .scope task, "reset_test" "reset_test" 3 27, 3 27 0, S_000002862b1a6ed0;
 .timescale -12 -12;
v000002862b19eb30_0 .var/2u "arfail", 0 0;
v000002862b19e090_0 .var "async", 0 0;
v000002862b19f850_0 .var/2u "datafail", 0 0;
v000002862b19ed10_0 .var/2u "srfail", 0 0;
E_000002862b1aa270 .event negedge, v000002862b19ef90_0;
TD_tb.stim1.reset_test ;
    %wait E_000002862b1a9970;
    %wait E_000002862b1a9970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19e130_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002862b1a9970;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000002862b1aa270;
    %load/vec4 v000002862b19e4f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000002862b19f850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e130_0, 0;
    %wait E_000002862b1a9970;
    %load/vec4 v000002862b19e4f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000002862b19eb30_0, 0, 1;
    %wait E_000002862b1a9970;
    %load/vec4 v000002862b19e4f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000002862b19ed10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19e130_0, 0;
    %load/vec4 v000002862b19ed10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 41 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002862b19eb30_0;
    %load/vec4 v000002862b19e090_0;
    %load/vec4 v000002862b19f850_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002862b19e090_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 43 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000002862b16bc50 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_000002862b1a6ed0;
 .timescale -12 -12;
v000002862b19f2b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002862b16bde0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_000002862b1a6ed0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002862b18b3f0 .scope module, "top_module1" "TopModule" 3 151, 5 3 0, S_000002862b1aeb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 1 "fr3";
    .port_info 4 /OUTPUT 1 "fr2";
    .port_info 5 /OUTPUT 1 "fr1";
    .port_info 6 /OUTPUT 1 "dfr";
v000002862b19ec70_0 .net "clk", 0 0, v000002862b19f210_0;  alias, 1 drivers
v000002862b19f0d0_0 .var "dfr", 0 0;
v000002862b19e270_0 .var "fr1", 0 0;
v000002862b19e8b0_0 .var "fr2", 0 0;
v000002862b19f710_0 .var "fr3", 0 0;
v000002862b19ee50_0 .var "prev_s", 3 1;
v000002862b19f7b0_0 .net "reset", 0 0, v000002862b19e130_0;  alias, 1 drivers
v000002862b19e9f0_0 .net "s", 3 1, v000002862b19f3f0_0;  alias, 1 drivers
E_000002862b1aa0f0 .event posedge, v000002862b19f350_0, v000002862b19ef90_0;
S_000002862b18b580 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 162, 3 162 0, S_000002862b1aeb00;
 .timescale -12 -12;
E_000002862b1aa5b0 .event edge, v000002862b1594a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002862b1594a0_0;
    %nor/r;
    %assign/vec4 v000002862b1594a0_0, 0;
    %wait E_000002862b1aa5b0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000002862b1a6ed0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e130_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v000002862b19e090_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000002862b16bac0;
    %join;
    %wait E_000002862b1a9970;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1aa270;
    %wait E_000002862b1a9970;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1a9970;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1aa270;
    %fork TD_tb.stim1.wavedrom_stop, S_000002862b16bde0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002862b19f5d0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002862b1a9970;
    %load/vec4 v000002862b19f5d0_0;
    %load/vec4 v000002862b19f5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %add;
    %store/vec4 v000002862b19f5d0_0, 0, 32;
    %load/vec4 v000002862b19f670_0;
    %load/vec4 v000002862b19f5d0_0;
    %pad/s 34;
    %muli 3, 0, 34;
    %part/s 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %wait E_000002862b1aa270;
    %load/vec4 v000002862b19f5d0_0;
    %load/vec4 v000002862b19f5d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %vpi_func 3 80 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %sub;
    %store/vec4 v000002862b19f5d0_0, 0, 32;
    %load/vec4 v000002862b19f670_0;
    %load/vec4 v000002862b19f5d0_0;
    %pad/s 34;
    %muli 3, 0, 34;
    %part/s 3;
    %assign/vec4 v000002862b19f3f0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002862b1a6be0;
T_5 ;
    %wait E_000002862b1a9970;
    %load/vec4 v000002862b19f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002862b19e810_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002862b19e770_0;
    %assign/vec4 v000002862b19e810_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002862b1a6be0;
T_6 ;
    %wait E_000002862b1a9cf0;
    %load/vec4 v000002862b19e810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002862b19e770_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %pad/s 3;
    %store/vec4 v000002862b19e770_0, 0, 3;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.12, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 9;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 9;
 ; End of false expr.
    %blend;
T_6.13;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/s 3;
    %store/vec4 v000002862b19e770_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 3;
    %store/vec4 v000002862b19e770_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.20, 9;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.21, 9;
T_6.20 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.21, 9;
 ; End of false expr.
    %blend;
T_6.21;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %pad/s 3;
    %store/vec4 v000002862b19e770_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.24, 9;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_6.25, 9;
T_6.24 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.25, 9;
 ; End of false expr.
    %blend;
T_6.25;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %pad/s 3;
    %store/vec4 v000002862b19e770_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000002862b19fa30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %pad/s 3;
    %store/vec4 v000002862b19e770_0, 0, 3;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002862b1a6be0;
T_7 ;
Ewait_0 .event/or E_000002862b1a97f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002862b19e810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002862b19e450_0, 0, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002862b19e450_0, 0, 4;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002862b19e450_0, 0, 4;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002862b19e450_0, 0, 4;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002862b19e450_0, 0, 4;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002862b19e450_0, 0, 4;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002862b19e450_0, 0, 4;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002862b18b3f0;
T_8 ;
    %wait E_000002862b1aa0f0;
    %load/vec4 v000002862b19f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19f710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19f0d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19f710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19e8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19e270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19f0d0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19f710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19e8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e270_0, 0;
    %load/vec4 v000002862b19ee50_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %assign/vec4 v000002862b19f0d0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19f710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e270_0, 0;
    %load/vec4 v000002862b19ee50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %assign/vec4 v000002862b19f0d0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19f710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002862b19e270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002862b19f0d0_0, 0;
T_8.9 ;
T_8.5 ;
T_8.3 ;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002862b19ee50_0, 4, 5;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002862b19ee50_0, 4, 5;
    %load/vec4 v000002862b19e9f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002862b19ee50_0, 4, 5;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002862b18b3f0;
T_9 ;
    %wait E_000002862b1a9970;
    %load/vec4 v000002862b19f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002862b19ee50_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002862b1aeb00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862b19f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862b1594a0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_000002862b1aeb00;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v000002862b19f210_0;
    %inv;
    %store/vec4 v000002862b19f210_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000002862b1aeb00;
T_12 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v000002862b19edb0_0, v000002862b159220_0, v000002862b19f210_0, v000002862b158f00_0, v000002862b158fa0_0, v000002862b1592c0_0, v000002862b159860_0, v000002862b1597c0_0, v000002862b158d20_0, v000002862b19fd50_0, v000002862b19fdf0_0, v000002862b19fcb0_0, v000002862b19fc10_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000002862b1aeb00;
T_13 ;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr3", &PV<v000002862b159040_0, 256, 32>, &PV<v000002862b159040_0, 224, 32> {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has no mismatches.", "fr3" {0 0 0};
T_13.1 ;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr2", &PV<v000002862b159040_0, 192, 32>, &PV<v000002862b159040_0, 160, 32> {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "fr2" {0 0 0};
T_13.3 ;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr1", &PV<v000002862b159040_0, 128, 32>, &PV<v000002862b159040_0, 96, 32> {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 176 "$display", "Hint: Output '%s' has no mismatches.", "fr1" {0 0 0};
T_13.5 ;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_call/w 3 177 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "dfr", &PV<v000002862b159040_0, 64, 32>, &PV<v000002862b159040_0, 32, 32> {0 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 178 "$display", "Hint: Output '%s' has no mismatches.", "dfr" {0 0 0};
T_13.7 ;
    %vpi_call/w 3 180 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002862b159040_0, 320, 32>, &PV<v000002862b159040_0, 0, 32> {0 0 0};
    %vpi_call/w 3 181 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 182 "$display", "Mismatches: %1d in %1d samples", &PV<v000002862b159040_0, 320, 32>, &PV<v000002862b159040_0, 0, 32> {0 0 0};
    %end;
    .thread T_13, $final;
    .scope S_000002862b1aeb00;
T_14 ;
    %wait E_000002862b1a9f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002862b159040_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
    %load/vec4 v000002862b158b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002862b159040_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.0 ;
    %load/vec4 v000002862b1592c0_0;
    %load/vec4 v000002862b1592c0_0;
    %load/vec4 v000002862b159860_0;
    %xor;
    %load/vec4 v000002862b1592c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 197 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.6 ;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.4 ;
    %load/vec4 v000002862b1597c0_0;
    %load/vec4 v000002862b1597c0_0;
    %load/vec4 v000002862b158d20_0;
    %xor;
    %load/vec4 v000002862b1597c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 200 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.10 ;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.8 ;
    %load/vec4 v000002862b19fd50_0;
    %load/vec4 v000002862b19fd50_0;
    %load/vec4 v000002862b19fdf0_0;
    %xor;
    %load/vec4 v000002862b19fd50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.12, 6;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.14 ;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.12 ;
    %load/vec4 v000002862b19fcb0_0;
    %load/vec4 v000002862b19fcb0_0;
    %load/vec4 v000002862b19fc10_0;
    %xor;
    %load/vec4 v000002862b19fcb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.16, 6;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.18 ;
    %load/vec4 v000002862b159040_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002862b159040_0, 4, 32;
T_14.16 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002862b1aeb00;
T_15 ;
    %delay 1000000, 0;
    %vpi_call/w 3 214 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 215 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob149_ece241_2013_q4_test.sv";
    "dataset_code-complete-iccad2023/Prob149_ece241_2013_q4_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob149_ece241_2013_q4/Prob149_ece241_2013_q4_sample01.sv";
