Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 09c4f3fbd96547dbbf40c0b44a6a65a5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Cout [C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/Datapath.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Cout [C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/Datapath.v:169]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port addr [C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/Datapath.v:230]
WARNING: [VRFC 10-278] actual bit length 104 differs from formal bit length 300 for port D [C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/Datapath.v:253]
WARNING: [VRFC 10-278] actual bit length 104 differs from formal bit length 300 for port Q [C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/Datapath.v:264]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" Line 6. Module MUX2x1 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RCANBit_default
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.RegisterNBit_default
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.RegisterNBit(N=96)
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.RegisterNBit(N=32)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.RegisterNBit(N=186)
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.RegisterNBit(N=178)
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MUX4x1
Compiling module xil_defaultlib.BCU
Compiling module xil_defaultlib.RegisterNBit(N=300)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
