[submodule "fpga/src/verilog-axi"]
	path = fpga/src/verilog-axi
	url = https://github.com/alexforencich/verilog-axi.git
