Timing Analyzer report for SAD
Mon Jun 24 22:48:45 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clock'
 13. Slow 1200mV 85C Model Hold: 'Clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'Clock'
 22. Slow 1200mV 0C Model Hold: 'Clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'Clock'
 30. Fast 1200mV 0C Model Hold: 'Clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; SAD                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.02 MHz ; 125.02 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clock ; -6.999 ; -39.406            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clock ; 0.356 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; Clock ; -3.000 ; -51.088                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.999 ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.007      ; 8.034      ;
; -6.895 ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.009      ; 7.932      ;
; -3.877 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.005      ; 4.910      ;
; -3.351 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.195      ; 4.574      ;
; -3.330 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 4.555      ;
; -3.293 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.253      ; 4.574      ;
; -3.272 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 4.555      ;
; -3.203 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.195      ; 4.426      ;
; -3.182 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 4.407      ;
; -3.145 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.253      ; 4.426      ;
; -3.124 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 4.407      ;
; -3.092 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.195      ; 4.315      ;
; -3.071 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 4.296      ;
; -3.067 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.195      ; 4.290      ;
; -3.046 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 4.271      ;
; -3.034 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.253      ; 4.315      ;
; -3.013 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 4.296      ;
; -3.009 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.253      ; 4.290      ;
; -2.988 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 4.271      ;
; -2.626 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 3.851      ;
; -2.605 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.199      ; 3.832      ;
; -2.568 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 3.851      ;
; -2.547 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.257      ; 3.832      ;
; -2.479 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 3.704      ;
; -2.458 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.199      ; 3.685      ;
; -2.421 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 3.704      ;
; -2.400 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.257      ; 3.685      ;
; -2.363 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 3.588      ;
; -2.342 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.199      ; 3.569      ;
; -2.307 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.195      ; 3.530      ;
; -2.305 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 3.588      ;
; -2.286 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 3.511      ;
; -2.284 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.257      ; 3.569      ;
; -2.279 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 3.504      ;
; -2.258 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.199      ; 3.485      ;
; -2.249 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.253      ; 3.530      ;
; -2.228 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 3.511      ;
; -2.221 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 3.504      ;
; -2.200 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.257      ; 3.485      ;
; -1.831 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.197      ; 3.056      ;
; -1.810 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.199      ; 3.037      ;
; -1.773 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.255      ; 3.056      ;
; -1.752 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.257      ; 3.037      ;
; -1.689 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.619      ;
; -1.689 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.619      ;
; -1.689 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.619      ;
; -1.689 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.619      ;
; -1.689 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.619      ;
; -1.439 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.369      ;
; -1.439 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.369      ;
; -1.439 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.369      ;
; -1.439 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.369      ;
; -1.439 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.065     ; 2.369      ;
; -1.144 ; Controller:CTRL_UNIT|state.S4                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.198      ; 2.370      ;
; -1.026 ; Controller:CTRL_UNIT|state.S6                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.195      ; 2.249      ;
; -1.014 ; Controller:CTRL_UNIT|state.S11                                                                                        ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 1.000        ; -0.060     ; 1.949      ;
; -0.956 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 1.883      ;
; -0.956 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 1.883      ;
; -0.956 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 1.883      ;
; -0.956 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 1.883      ;
; -0.956 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 1.883      ;
; -0.852 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.784      ;
; -0.834 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.765      ;
; -0.834 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.765      ;
; -0.834 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.765      ;
; -0.834 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.765      ;
; -0.834 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.765      ;
; -0.804 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.736      ;
; -0.791 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.722      ;
; -0.736 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.668      ;
; -0.717 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.648      ;
; -0.707 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.639      ;
; -0.688 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.620      ;
; -0.678 ; Controller:CTRL_UNIT|state.S9                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.195      ; 1.901      ;
; -0.671 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.602      ;
; -0.671 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.602      ;
; -0.671 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.602      ;
; -0.671 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.602      ;
; -0.671 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.602      ;
; -0.663 ; Controller:CTRL_UNIT|state.S4                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.195      ; 1.886      ;
; -0.639 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.570      ;
; -0.633 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.564      ;
; -0.601 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.532      ;
; -0.596 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.527      ;
; -0.595 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.526      ;
; -0.595 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.526      ;
; -0.592 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.524      ;
; -0.591 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.523      ;
; -0.585 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.517      ;
; -0.564 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.495      ;
; -0.557 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.062     ; 1.490      ;
; -0.555 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.062     ; 1.488      ;
; -0.528 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.459      ;
; -0.517 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.448      ;
; -0.515 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.062     ; 1.448      ;
; -0.513 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.062     ; 1.446      ;
; -0.507 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.439      ;
; -0.491 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.422      ;
; -0.479 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.064     ; 1.410      ;
; -0.466 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.063     ; 1.398      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; Controller:CTRL_UNIT|state.S1                        ; Controller:CTRL_UNIT|state.S1                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.577      ;
; 0.392 ; Controller:CTRL_UNIT|state.S5                        ; Controller:CTRL_UNIT|state.S6                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.613      ;
; 0.397 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 0.617      ;
; 0.401 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.622      ;
; 0.402 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.623      ;
; 0.407 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.628      ;
; 0.521 ; Controller:CTRL_UNIT|state.S6                        ; Controller:CTRL_UNIT|state.S7                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.742      ;
; 0.551 ; Controller:CTRL_UNIT|state.S1                        ; Controller:CTRL_UNIT|state.S2                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.772      ;
; 0.559 ; Controller:CTRL_UNIT|state.S3                        ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.780      ;
; 0.568 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 0.789      ;
; 0.572 ; Controller:CTRL_UNIT|state.S2                        ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.793      ;
; 0.576 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.797      ;
; 0.579 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.800      ;
; 0.585 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_we_reg       ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.152      ;
; 0.592 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.813      ;
; 0.600 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.821      ;
; 0.609 ; Controller:CTRL_UNIT|state.S3                        ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.830      ;
; 0.609 ; Controller:CTRL_UNIT|state.S2                        ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.830      ;
; 0.612 ; Controller:CTRL_UNIT|state.S0                        ; Controller:CTRL_UNIT|state.S1                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.833      ;
; 0.639 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.861      ;
; 0.646 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.868      ;
; 0.653 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.874      ;
; 0.653 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.874      ;
; 0.653 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.874      ;
; 0.653 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.874      ;
; 0.653 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.874      ;
; 0.773 ; Controller:CTRL_UNIT|state.S10                       ; Controller:CTRL_UNIT|state.S11                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.060      ; 0.990      ;
; 0.794 ; Controller:CTRL_UNIT|state.S4                        ; Controller:CTRL_UNIT|state.S5                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.067      ; 1.018      ;
; 0.802 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.022      ;
; 0.808 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.029      ;
; 0.842 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.064      ;
; 0.845 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.067      ;
; 0.851 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.072      ;
; 0.853 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.074      ;
; 0.856 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.076      ;
; 0.858 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.078      ;
; 0.864 ; Controller:CTRL_UNIT|state.S7                        ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.082      ;
; 0.867 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.088      ;
; 0.869 ; Controller:CTRL_UNIT|state.S9                        ; Controller:CTRL_UNIT|state.S2                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.090      ;
; 0.879 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.100      ;
; 0.881 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.102      ;
; 0.910 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.131      ;
; 0.920 ; Controller:CTRL_UNIT|state.S4                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.318      ; 1.425      ;
; 0.949 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.171      ;
; 0.952 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.174      ;
; 0.952 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.172      ;
; 0.954 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.174      ;
; 0.963 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.184      ;
; 0.965 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 0.000        ; 0.384      ; 1.536      ;
; 0.965 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.186      ;
; 0.966 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.533      ;
; 0.970 ; Controller:CTRL_UNIT|state.S8                        ; Controller:CTRL_UNIT|state.S9                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.067      ; 1.194      ;
; 0.979 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.200      ;
; 0.981 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.202      ;
; 0.993 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.214      ;
; 0.997 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.382      ; 1.566      ;
; 1.015 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.236      ;
; 1.016 ; Controller:CTRL_UNIT|state.S11                       ; Controller:CTRL_UNIT|state.S0                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.067      ; 1.240      ;
; 1.061 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.319      ; 1.567      ;
; 1.069 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.289      ;
; 1.070 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.292      ;
; 1.071 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.291      ;
; 1.073 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.295      ;
; 1.075 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.297      ;
; 1.078 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.300      ;
; 1.095 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.316      ;
; 1.151 ; Controller:CTRL_UNIT|state.S9                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.317      ; 1.655      ;
; 1.167 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.388      ;
; 1.174 ; Controller:CTRL_UNIT|state.S4                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.316      ; 1.677      ;
; 1.181 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.401      ;
; 1.183 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.403      ;
; 1.200 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.421      ;
; 1.265 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.832      ;
; 1.274 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.382      ; 1.843      ;
; 1.329 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.317      ; 1.833      ;
; 1.338 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.319      ; 1.844      ;
; 1.340 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.561      ;
; 1.427 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.648      ;
; 1.427 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.648      ;
; 1.427 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.648      ;
; 1.427 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.648      ;
; 1.427 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.648      ;
; 1.449 ; Controller:CTRL_UNIT|state.S11                       ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.067      ; 1.673      ;
; 1.466 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.381      ; 2.034      ;
; 1.486 ; Controller:CTRL_UNIT|state.S6                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.317      ; 1.990      ;
; 1.504 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.382      ; 2.073      ;
; 1.530 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.318      ; 2.035      ;
; 1.542 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.382      ; 2.111      ;
; 1.542 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.380      ; 2.109      ;
; 1.568 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.319      ; 2.074      ;
; 1.591 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.381      ; 2.159      ;
; 1.606 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.319      ; 2.112      ;
; 1.606 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.317      ; 2.110      ;
; 1.633 ; Controller:CTRL_UNIT|state.S4                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.320      ; 2.140      ;
; 1.655 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.318      ; 2.160      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 139.49 MHz ; 139.49 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clock ; -6.169 ; -32.405           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clock ; 0.310 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clock ; -3.000 ; -51.088                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.169 ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.003      ; 7.192      ;
; -6.096 ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.006      ; 7.122      ;
; -3.394 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.002      ; 4.416      ;
; -2.879 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.168      ; 4.067      ;
; -2.865 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 4.055      ;
; -2.827 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.219      ; 4.066      ;
; -2.813 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 4.054      ;
; -2.757 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.168      ; 3.945      ;
; -2.743 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 3.933      ;
; -2.705 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.219      ; 3.944      ;
; -2.691 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 3.932      ;
; -2.655 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.168      ; 3.843      ;
; -2.641 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 3.831      ;
; -2.634 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.168      ; 3.822      ;
; -2.620 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 3.810      ;
; -2.603 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.219      ; 3.842      ;
; -2.589 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 3.830      ;
; -2.582 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.219      ; 3.821      ;
; -2.568 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 3.809      ;
; -2.240 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 3.430      ;
; -2.226 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.172      ; 3.418      ;
; -2.188 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 3.429      ;
; -2.174 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.223      ; 3.417      ;
; -2.104 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 3.294      ;
; -2.090 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.172      ; 3.282      ;
; -2.052 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 3.293      ;
; -2.038 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.223      ; 3.281      ;
; -2.005 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 3.195      ;
; -1.991 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.172      ; 3.183      ;
; -1.965 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.168      ; 3.153      ;
; -1.953 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 3.194      ;
; -1.951 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 3.141      ;
; -1.939 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.223      ; 3.182      ;
; -1.934 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 3.124      ;
; -1.920 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.172      ; 3.112      ;
; -1.913 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.219      ; 3.152      ;
; -1.899 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 3.140      ;
; -1.882 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 3.123      ;
; -1.868 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.223      ; 3.111      ;
; -1.545 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.170      ; 2.735      ;
; -1.536 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.172      ; 2.728      ;
; -1.493 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.221      ; 2.734      ;
; -1.484 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.223      ; 2.727      ;
; -1.423 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.360      ;
; -1.423 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.360      ;
; -1.423 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.360      ;
; -1.423 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.360      ;
; -1.423 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.360      ;
; -1.217 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.154      ;
; -1.217 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.154      ;
; -1.217 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.154      ;
; -1.217 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.154      ;
; -1.217 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.154      ;
; -0.942 ; Controller:CTRL_UNIT|state.S4                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.172      ; 2.134      ;
; -0.812 ; Controller:CTRL_UNIT|state.S6                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.169      ; 2.001      ;
; -0.783 ; Controller:CTRL_UNIT|state.S11                                                                                        ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 1.000        ; -0.052     ; 1.726      ;
; -0.774 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.061     ; 1.708      ;
; -0.774 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.061     ; 1.708      ;
; -0.774 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.061     ; 1.708      ;
; -0.774 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.061     ; 1.708      ;
; -0.774 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.061     ; 1.708      ;
; -0.651 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.589      ;
; -0.651 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.589      ;
; -0.651 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.589      ;
; -0.651 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.589      ;
; -0.651 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.589      ;
; -0.647 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.586      ;
; -0.619 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.558      ;
; -0.606 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.544      ;
; -0.547 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.486      ;
; -0.522 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.460      ;
; -0.520 ; Controller:CTRL_UNIT|state.S9                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.169      ; 1.709      ;
; -0.519 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.458      ;
; -0.515 ; Controller:CTRL_UNIT|state.S4                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.168      ; 1.703      ;
; -0.512 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.451      ;
; -0.511 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.449      ;
; -0.511 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.449      ;
; -0.511 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.449      ;
; -0.511 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.449      ;
; -0.511 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.449      ;
; -0.458 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.396      ;
; -0.451 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.389      ;
; -0.422 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.360      ;
; -0.419 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.357      ;
; -0.416 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.354      ;
; -0.414 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.353      ;
; -0.412 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.351      ;
; -0.404 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.342      ;
; -0.394 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.333      ;
; -0.393 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.331      ;
; -0.386 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.055     ; 1.326      ;
; -0.375 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.055     ; 1.315      ;
; -0.361 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.299      ;
; -0.351 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.289      ;
; -0.349 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.055     ; 1.289      ;
; -0.342 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.056     ; 1.281      ;
; -0.338 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.055     ; 1.278      ;
; -0.330 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.268      ;
; -0.319 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.057     ; 1.257      ;
; -0.314 ; Controller:CTRL_UNIT|state.S5                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_we_reg       ; Clock        ; Clock       ; 1.000        ; 0.220      ; 1.554      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.310 ; Controller:CTRL_UNIT|state.S1                        ; Controller:CTRL_UNIT|state.S1                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.511      ;
; 0.352 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.552      ;
; 0.355 ; Controller:CTRL_UNIT|state.S5                        ; Controller:CTRL_UNIT|state.S6                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.556      ;
; 0.357 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.558      ;
; 0.358 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.559      ;
; 0.370 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.571      ;
; 0.469 ; Controller:CTRL_UNIT|state.S6                        ; Controller:CTRL_UNIT|state.S7                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.670      ;
; 0.494 ; Controller:CTRL_UNIT|state.S1                        ; Controller:CTRL_UNIT|state.S2                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.695      ;
; 0.502 ; Controller:CTRL_UNIT|state.S3                        ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.703      ;
; 0.508 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.708      ;
; 0.509 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.709      ;
; 0.511 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.711      ;
; 0.515 ; Controller:CTRL_UNIT|state.S2                        ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.716      ;
; 0.516 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.717      ;
; 0.519 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.720      ;
; 0.527 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_we_reg       ; Clock        ; Clock       ; 0.000        ; 0.339      ; 1.035      ;
; 0.532 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.733      ;
; 0.538 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.739      ;
; 0.546 ; Controller:CTRL_UNIT|state.S3                        ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.747      ;
; 0.546 ; Controller:CTRL_UNIT|state.S2                        ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.747      ;
; 0.547 ; Controller:CTRL_UNIT|state.S0                        ; Controller:CTRL_UNIT|state.S1                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.748      ;
; 0.579 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.781      ;
; 0.592 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.794      ;
; 0.595 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.796      ;
; 0.595 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.796      ;
; 0.595 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.796      ;
; 0.595 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.796      ;
; 0.595 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.796      ;
; 0.710 ; Controller:CTRL_UNIT|state.S10                       ; Controller:CTRL_UNIT|state.S11                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.052      ; 0.906      ;
; 0.728 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.929      ;
; 0.732 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.932      ;
; 0.736 ; Controller:CTRL_UNIT|state.S4                        ; Controller:CTRL_UNIT|state.S5                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.060      ; 0.940      ;
; 0.753 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.953      ;
; 0.754 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.954      ;
; 0.760 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.961      ;
; 0.760 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.960      ;
; 0.764 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.966      ;
; 0.767 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.967      ;
; 0.771 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.972      ;
; 0.773 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.975      ;
; 0.778 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.979      ;
; 0.781 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.982      ;
; 0.788 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.989      ;
; 0.795 ; Controller:CTRL_UNIT|state.S7                        ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.054      ; 0.993      ;
; 0.798 ; Controller:CTRL_UNIT|state.S9                        ; Controller:CTRL_UNIT|state.S2                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.054      ; 0.996      ;
; 0.820 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.021      ;
; 0.843 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.043      ;
; 0.844 ; Controller:CTRL_UNIT|state.S4                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.281      ; 1.294      ;
; 0.850 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.050      ;
; 0.853 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.054      ;
; 0.859 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 1.061      ;
; 0.860 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.061      ;
; 0.867 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.068      ;
; 0.868 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 1.070      ;
; 0.874 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.075      ;
; 0.875 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 0.000        ; 0.343      ; 1.387      ;
; 0.877 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.339      ; 1.385      ;
; 0.880 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.081      ;
; 0.894 ; Controller:CTRL_UNIT|state.S8                        ; Controller:CTRL_UNIT|state.S9                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.060      ; 1.098      ;
; 0.914 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.115      ;
; 0.924 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.342      ; 1.435      ;
; 0.927 ; Controller:CTRL_UNIT|state.S11                       ; Controller:CTRL_UNIT|state.S0                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.132      ;
; 0.965 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.165      ;
; 0.966 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 1.168      ;
; 0.972 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.172      ;
; 0.972 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.173      ;
; 0.975 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 1.177      ;
; 0.975 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 1.177      ;
; 0.984 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 1.186      ;
; 0.986 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.282      ; 1.437      ;
; 1.039 ; Controller:CTRL_UNIT|state.S9                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.279      ; 1.487      ;
; 1.061 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.261      ;
; 1.062 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.263      ;
; 1.066 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.267      ;
; 1.068 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.268      ;
; 1.084 ; Controller:CTRL_UNIT|state.S4                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.278      ; 1.531      ;
; 1.167 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.339      ; 1.675      ;
; 1.170 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.342      ; 1.681      ;
; 1.191 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.392      ;
; 1.228 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.279      ; 1.676      ;
; 1.232 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.282      ; 1.683      ;
; 1.288 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.489      ;
; 1.288 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.489      ;
; 1.288 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.489      ;
; 1.288 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.489      ;
; 1.288 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.489      ;
; 1.321 ; Controller:CTRL_UNIT|state.S11                       ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.526      ;
; 1.349 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.341      ; 1.859      ;
; 1.352 ; Controller:CTRL_UNIT|state.S6                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.279      ; 1.800      ;
; 1.389 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.342      ; 1.900      ;
; 1.411 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.281      ; 1.861      ;
; 1.413 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.339      ; 1.921      ;
; 1.429 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.342      ; 1.940      ;
; 1.451 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.282      ; 1.902      ;
; 1.456 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.341      ; 1.966      ;
; 1.474 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.279      ; 1.922      ;
; 1.484 ; Controller:CTRL_UNIT|state.S4                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.282      ; 1.935      ;
; 1.491 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.282      ; 1.942      ;
; 1.517 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.281      ; 1.967      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clock ; -3.332 ; -12.829           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clock ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clock ; -3.000 ; -39.944                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.332 ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 4.341      ;
; -3.223 ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.002      ; 4.234      ;
; -1.561 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.112      ; 2.682      ;
; -1.550 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.672      ;
; -1.546 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; -0.001     ; 2.554      ;
; -1.529 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.144      ; 2.682      ;
; -1.518 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.672      ;
; -1.476 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.112      ; 2.597      ;
; -1.465 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.587      ;
; -1.444 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.144      ; 2.597      ;
; -1.433 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.587      ;
; -1.410 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.112      ; 2.531      ;
; -1.399 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.521      ;
; -1.395 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.112      ; 2.516      ;
; -1.384 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.506      ;
; -1.378 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.144      ; 2.531      ;
; -1.367 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.521      ;
; -1.363 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.144      ; 2.516      ;
; -1.352 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.506      ;
; -1.162 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.284      ;
; -1.151 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.114      ; 2.274      ;
; -1.130 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.284      ;
; -1.119 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.146      ; 2.274      ;
; -1.062 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.184      ;
; -1.051 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.114      ; 2.174      ;
; -1.030 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.184      ;
; -1.019 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.146      ; 2.174      ;
; -0.996 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.118      ;
; -0.985 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.114      ; 2.108      ;
; -0.969 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.112      ; 2.090      ;
; -0.964 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.118      ;
; -0.958 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.080      ;
; -0.953 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.146      ; 2.108      ;
; -0.946 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 2.068      ;
; -0.937 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.144      ; 2.090      ;
; -0.935 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.114      ; 2.058      ;
; -0.926 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.080      ;
; -0.914 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 2.068      ;
; -0.903 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.146      ; 2.058      ;
; -0.703 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.113      ; 1.825      ;
; -0.692 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.114      ; 1.815      ;
; -0.671 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.145      ; 1.825      ;
; -0.660 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.146      ; 1.815      ;
; -0.570 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.520      ;
; -0.374 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.324      ;
; -0.374 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.324      ;
; -0.374 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.324      ;
; -0.374 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.324      ;
; -0.374 ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.037     ; 1.324      ;
; -0.248 ; Controller:CTRL_UNIT|state.S4                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.114      ; 1.371      ;
; -0.157 ; Controller:CTRL_UNIT|state.S6                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.106      ; 1.272      ;
; -0.156 ; Controller:CTRL_UNIT|state.S11                                                                                        ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 1.000        ; -0.033     ; 1.110      ;
; -0.140 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.045     ; 1.082      ;
; -0.140 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.045     ; 1.082      ;
; -0.140 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.045     ; 1.082      ;
; -0.140 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.045     ; 1.082      ;
; -0.140 ; Controller:CTRL_UNIT|state.S7                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.045     ; 1.082      ;
; -0.055 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 1.006      ;
; -0.017 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.968      ;
; -0.017 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.968      ;
; -0.017 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.968      ;
; -0.017 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.968      ;
; -0.017 ; Controller:CTRL_UNIT|state.S8                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.968      ;
; 0.001  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.950      ;
; 0.010  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.941      ;
; 0.013  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.938      ;
; 0.031  ; Controller:CTRL_UNIT|state.S4                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.112      ; 1.090      ;
; 0.040  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.911      ;
; 0.043  ; Controller:CTRL_UNIT|state.S9                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.106      ; 1.072      ;
; 0.045  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.906      ;
; 0.069  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.882      ;
; 0.075  ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.876      ;
; 0.075  ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.876      ;
; 0.075  ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.876      ;
; 0.075  ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.876      ;
; 0.075  ; Controller:CTRL_UNIT|state.S0                                                                                         ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.876      ;
; 0.082  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.869      ;
; 0.089  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.862      ;
; 0.104  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.847      ;
; 0.108  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.843      ;
; 0.109  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.842      ;
; 0.113  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.838      ;
; 0.113  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.838      ;
; 0.113  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.838      ;
; 0.121  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.830      ;
; 0.123  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 0.829      ;
; 0.127  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 0.825      ;
; 0.130  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.821      ;
; 0.147  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 0.805      ;
; 0.151  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.800      ;
; 0.151  ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 0.801      ;
; 0.152  ; Controller:CTRL_UNIT|state.S11                                                                                        ; Controller:CTRL_UNIT|state.S0                                                                                         ; Clock        ; Clock       ; 1.000        ; -0.033     ; 0.802      ;
; 0.157  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 1.000        ; -0.036     ; 0.794      ;
; 0.158  ; Controller:CTRL_UNIT|state.S5                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_we_reg       ; Clock        ; Clock       ; 1.000        ; 0.138      ; 0.989      ;
; 0.158  ; Controller:CTRL_UNIT|state.S5                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.138      ; 0.989      ;
; 0.160  ; Controller:CTRL_UNIT|state.S5                                                                                         ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 1.000        ; 0.141      ; 0.990      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; Controller:CTRL_UNIT|state.S1                        ; Controller:CTRL_UNIT|state.S1                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.204 ; Controller:CTRL_UNIT|state.S5                        ; Controller:CTRL_UNIT|state.S6                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.325      ;
; 0.209 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.336      ;
; 0.270 ; Controller:CTRL_UNIT|state.S6                        ; Controller:CTRL_UNIT|state.S7                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.391      ;
; 0.296 ; Controller:CTRL_UNIT|state.S1                        ; Controller:CTRL_UNIT|state.S2                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.416      ;
; 0.301 ; Controller:CTRL_UNIT|state.S3                        ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Controller:CTRL_UNIT|state.S2                        ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.310 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.431      ;
; 0.319 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.442      ;
; 0.326 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_we_reg       ; Clock        ; Clock       ; 0.000        ; 0.220      ; 0.650      ;
; 0.331 ; Controller:CTRL_UNIT|state.S3                        ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.451      ;
; 0.331 ; Controller:CTRL_UNIT|state.S0                        ; Controller:CTRL_UNIT|state.S1                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.451      ;
; 0.331 ; Controller:CTRL_UNIT|state.S2                        ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.451      ;
; 0.339 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.460      ;
; 0.339 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; Controller:CTRL_UNIT|state.S0                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.460      ;
; 0.410 ; Controller:CTRL_UNIT|state.S10                       ; Controller:CTRL_UNIT|state.S11                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.033      ; 0.527      ;
; 0.418 ; Controller:CTRL_UNIT|state.S4                        ; Controller:CTRL_UNIT|state.S5                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.546      ;
; 0.436 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.556      ;
; 0.437 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.557      ;
; 0.437 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.558      ;
; 0.441 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.562      ;
; 0.453 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.573      ;
; 0.459 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.585      ;
; 0.469 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; Controller:CTRL_UNIT|state.S7                        ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.029      ; 0.584      ;
; 0.472 ; Controller:CTRL_UNIT|state.S9                        ; Controller:CTRL_UNIT|state.S2                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.029      ; 0.585      ;
; 0.472 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.592      ;
; 0.477 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.600      ;
; 0.492 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.612      ;
; 0.497 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.618      ;
; 0.500 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.227      ; 0.831      ;
; 0.501 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.622      ;
; 0.508 ; Controller:CTRL_UNIT|state.S8                        ; Controller:CTRL_UNIT|state.S9                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.636      ;
; 0.516 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.636      ;
; 0.519 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.639      ;
; 0.523 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.643      ;
; 0.526 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.646      ;
; 0.531 ; Controller:CTRL_UNIT|state.S4                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.185      ; 0.820      ;
; 0.535 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.658      ;
; 0.542 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.186      ; 0.832      ;
; 0.543 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.663      ;
; 0.546 ; Controller:CTRL_UNIT|state.S11                       ; Controller:CTRL_UNIT|state.S0                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.039      ; 0.669      ;
; 0.547 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.667      ;
; 0.550 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.876      ;
; 0.550 ; Controller:CTRL_UNIT|state.S5                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.220      ; 0.874      ;
; 0.566 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.687      ;
; 0.570 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; Controller:CTRL_UNIT|state.S8                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.692      ;
; 0.575 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; Controller:CTRL_UNIT|state.S4                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.696      ;
; 0.584 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.704      ;
; 0.587 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.707      ;
; 0.593 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.713      ;
; 0.622 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.742      ;
; 0.648 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.977      ;
; 0.649 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.227      ; 0.980      ;
; 0.650 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.770      ;
; 0.653 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.773      ;
; 0.659 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.779      ;
; 0.672 ; Controller:CTRL_UNIT|state.S9                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.179      ; 0.955      ;
; 0.673 ; Controller:CTRL_UNIT|state.S4                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.183      ; 0.960      ;
; 0.690 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[2] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.184      ; 0.978      ;
; 0.691 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.186      ; 0.981      ;
; 0.736 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2] ; Controller:CTRL_UNIT|state.S3                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.856      ;
; 0.752 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.226      ; 1.082      ;
; 0.772 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.892      ;
; 0.772 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[2]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.892      ;
; 0.772 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.892      ;
; 0.772 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[3]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.892      ;
; 0.772 ; Controller:CTRL_UNIT|state.S8                        ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0]                                                                  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.892      ;
; 0.782 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.227      ; 1.113      ;
; 0.783 ; Controller:CTRL_UNIT|state.S11                       ; Controller:CTRL_UNIT|state.S10                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.039      ; 0.906      ;
; 0.794 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.185      ; 1.083      ;
; 0.797 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.225      ; 1.126      ;
; 0.804 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.226      ; 1.134      ;
; 0.820 ; Controller:CTRL_UNIT|state.S6                        ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.179      ; 1.103      ;
; 0.824 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.186      ; 1.114      ;
; 0.838 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.227      ; 1.169      ;
; 0.839 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.184      ; 1.127      ;
; 0.846 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[1] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.185      ; 1.135      ;
; 0.880 ; datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[3] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.186      ; 1.170      ;
; 0.900 ; datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[0] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.224      ; 1.228      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.999  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  Clock           ; -6.999  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -39.406 ; 0.0   ; 0.0      ; 0.0     ; -51.088             ;
;  Clock           ; -39.406 ; 0.000 ; N/A      ; N/A     ; -51.088             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SAD_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAD_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAD_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAD_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAD_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Done_o        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_WE_B                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_B[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_WE_A                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_A[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_B[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_A[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_B[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_A[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_B[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_A[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_B[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_A[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SAD_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAD_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SAD_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAD_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAD_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Done_o        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SAD_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAD_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SAD_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAD_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAD_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Done_o        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SAD_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAD_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SAD_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAD_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAD_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Done_o        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 620      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 620      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; Clock  ; Clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Addr_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Addr_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Addr_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Addr_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Addr_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in_WE_A    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in_WE_B    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Done_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Addr_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Addr_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Addr_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Addr_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Addr_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_A[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_B[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in_WE_A    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in_WE_B    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Done_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAD_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 24 22:48:42 2024
Info: Command: quartus_sta SAD -c SAD
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SAD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.999             -39.406 Clock 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.088 Clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.169             -32.405 Clock 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.088 Clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.332             -12.829 Clock 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -39.944 Clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Mon Jun 24 22:48:45 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


