{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.106742",
   "Default View_TopLeft":"-5940,0",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port CLK_IN_D_1 -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace port GT_Serial_0 -pg 1 -lvl 4 -x 2690 -y 200 -defaultsOSRD
preplace port GT_Serial_1 -pg 1 -lvl 4 -x 2690 -y 3180 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 4 -x 2690 -y 480 -defaultsOSRD
preplace port port-id_gt_rxcdrhold_1 -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 4 -x 2690 -y 3020 -defaultsOSRD
preplace port port-id_gtpowergood_1 -pg 1 -lvl 4 -x 2690 -y 3200 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 2380 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 4 -x 2690 -y 4300 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 4 -x 2690 -y 4380 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena2 -pg 1 -lvl 4 -x 2690 -y 4460 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena3 -pg 1 -lvl 4 -x 2690 -y 4540 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 4 -x 2690 -y 4620 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 4 -x 2690 -y 4700 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop2 -pg 1 -lvl 4 -x 2690 -y 4780 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop3 -pg 1 -lvl 4 -x 2690 -y 4860 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 4 -x 2690 -y 4940 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 4 -x 2690 -y 5020 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err2 -pg 1 -lvl 4 -x 2690 -y 5100 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err3 -pg 1 -lvl 4 -x 2690 -y 5180 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 4 -x 2690 -y 5580 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 4 -x 2690 -y 5620 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop2 -pg 1 -lvl 4 -x 2690 -y 5640 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop3 -pg 1 -lvl 4 -x 2690 -y 5660 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 4 -x 2690 -y 5680 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_1 -pg 1 -lvl 4 -x 2690 -y 5700 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 0 -x 0 -y 2440 -defaultsOSRD -left
preplace port port-id_tx_axis_tready_1 -pg 1 -lvl 0 -x 0 -y 2500 -defaultsOSRD -left
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x 0 -y 2580 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x 0 -y 2600 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x 0 -y 2640 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x 0 -y 2800 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x 0 -y 2820 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena2 -pg 1 -lvl 0 -x 0 -y 2840 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena3 -pg 1 -lvl 0 -x 0 -y 2860 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x 0 -y 2880 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x 0 -y 2900 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop2 -pg 1 -lvl 0 -x 0 -y 2920 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop3 -pg 1 -lvl 0 -x 0 -y 2940 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x 0 -y 2960 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x 0 -y 2980 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err2 -pg 1 -lvl 0 -x 0 -y 3000 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err3 -pg 1 -lvl 0 -x 0 -y 3020 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x 0 -y 3140 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x 0 -y 3180 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop2 -pg 1 -lvl 0 -x 0 -y 3200 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop3 -pg 1 -lvl 0 -x 0 -y 3260 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 3300 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_1 -pg 1 -lvl 0 -x 0 -y 3340 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x 0 -y 3360 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x 0 -y 3380 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x 0 -y 3420 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 3460 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 3480 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 3500 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 3580 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 3660 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 3740 -defaultsOSRD
preplace port port-id_gt_rxcdrhold_0 -pg 1 -lvl 4 -x 2690 -y 120 -defaultsOSRD -right
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 4 -x 2690 -y 6100 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_5 -pg 1 -lvl 4 -x 2690 -y 6400 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 4 -x 2690 -y 6160 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 4 -x 2690 -y 6220 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 4 -x 2690 -y 6320 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_4 -pg 1 -lvl 4 -x 2690 -y 6360 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 4 -x 2690 -y 6300 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_6 -pg 1 -lvl 4 -x 2690 -y 6440 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 4 -x 2690 -y 6340 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_4 -pg 1 -lvl 4 -x 2690 -y 6380 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 4 -x 2690 -y 6260 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_7 -pg 1 -lvl 4 -x 2690 -y 6480 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 4 -x 2690 -y 6280 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_7 -pg 1 -lvl 4 -x 2690 -y 6500 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_5 -pg 1 -lvl 4 -x 2690 -y 6420 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_6 -pg 1 -lvl 4 -x 2690 -y 6460 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_1 -pg 1 -lvl 4 -x 2690 -y 3360 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_1 -pg 1 -lvl 4 -x 2690 -y 3380 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_0 -pg 1 -lvl 4 -x 2690 -y 3300 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_0 -pg 1 -lvl 4 -x 2690 -y 3260 -defaultsOSRD
preplace portBus gt_loopback_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 4 -x 2690 -y 3540 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_1 -pg 1 -lvl 4 -x 2690 -y 3600 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_1 -pg 1 -lvl 4 -x 2690 -y 3620 -defaultsOSRD
preplace portBus gt_loopback_1 -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 4 -x 2690 -y 3240 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 4 -x 2690 -y 3980 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 4 -x 2690 -y 4060 -defaultsOSRD
preplace portBus rx_axis_tdata2 -pg 1 -lvl 4 -x 2690 -y 4140 -defaultsOSRD
preplace portBus rx_axis_tdata3 -pg 1 -lvl 4 -x 2690 -y 4220 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 4 -x 2690 -y 5260 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 4 -x 2690 -y 5340 -defaultsOSRD
preplace portBus rx_axis_tuser_mty2 -pg 1 -lvl 4 -x 2690 -y 5420 -defaultsOSRD
preplace portBus rx_axis_tuser_mty3 -pg 1 -lvl 4 -x 2690 -y 5500 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 2540 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 2620 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 2660 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x 0 -y 2680 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 2700 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 2720 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x 0 -y 2740 -defaultsOSRD
preplace portBus tx_axis_tdata2 -pg 1 -lvl 0 -x 0 -y 2760 -defaultsOSRD
preplace portBus tx_axis_tdata3 -pg 1 -lvl 0 -x 0 -y 2780 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x 0 -y 3040 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x 0 -y 3060 -defaultsOSRD
preplace portBus tx_axis_tuser_mty2 -pg 1 -lvl 0 -x 0 -y 3080 -defaultsOSRD
preplace portBus tx_axis_tuser_mty3 -pg 1 -lvl 0 -x 0 -y 3100 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 3400 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x 0 -y 3440 -defaultsOSRD
preplace inst util_ds_buf_mbufg_rx_1 -pg 1 -lvl 3 -x 2430 -y 3340 -swap {0 1 4 3 5 6 2 7 8 9 10} -defaultsOSRD -pinBusDir MBUFG_GT_I left -pinBusY MBUFG_GT_I 20L -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 40L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 100L -pinBusDir MBUFG_GT_CLR left -pinBusY MBUFG_GT_CLR 80L -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 120L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 140L -pinBusDir MBUFG_GT_CLRB_LEAF left -pinBusY MBUFG_GT_CLRB_LEAF 60L -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 20R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 40R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 60R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 80R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 1020 -y 140 -defaultsOSRD -pinDir CLK_IN_D1 left -pinY CLK_IN_D1 20L -pinBusDir IBUFDS_GTME5_CEB left -pinBusY IBUFDS_GTME5_CEB 40L -pinBusDir IBUFDS_GTME5_O right -pinBusY IBUFDS_GTME5_O 20R -pinBusDir IBUFDS_GTME5_ODIV2 right -pinBusY IBUFDS_GTME5_ODIV2 40R
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -x 240 -y 1020 -defaultsOSRD -pinDir CLK_IN_D1 left -pinY CLK_IN_D1 20L -pinBusDir IBUFDS_GTME5_CEB left -pinBusY IBUFDS_GTME5_CEB 40L -pinBusDir IBUFDS_GTME5_O right -pinBusY IBUFDS_GTME5_O 20R -pinBusDir IBUFDS_GTME5_ODIV2 right -pinBusY IBUFDS_GTME5_ODIV2 40R
preplace inst gt_quad_base_0 -pg 1 -lvl 3 -x 2430 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 553 555 557 561 534 519 520 521 560 531 551 544 549 545 532 535 559 543 533 546 547 554 536 522 537 538 539 541 542 514 516 515 530 526 540 527 548 528 550 529 517 518 552 523 556 524 558 525} -defaultsOSRD -pinDir HSCLK0_DEBUG left -pinY HSCLK0_DEBUG 20L -pinDir HSCLK1_DEBUG left -pinY HSCLK1_DEBUG 40L -pinDir gt_rxmargin_intf left -pinY gt_rxmargin_intf 60L -pinDir GT_DEBUG left -pinY GT_DEBUG 80L -pinDir APB3_INTF left -pinY APB3_INTF 100L -pinDir GT_NORTHIN_SOUTHOUT right -pinY GT_NORTHIN_SOUTHOUT 20R -pinDir GT_NORTHOUT_SOUTHIN left -pinY GT_NORTHOUT_SOUTHIN 120L -pinDir CH0_DEBUG left -pinY CH0_DEBUG 140L -pinDir CH0_DEBUG.ch0_loopback left -pinY CH0_DEBUG.ch0_loopback 160L -pinDir CH1_DEBUG left -pinY CH1_DEBUG 180L -pinDir CH1_DEBUG.ch1_loopback left -pinY CH1_DEBUG.ch1_loopback 200L -pinDir CH2_DEBUG left -pinY CH2_DEBUG 220L -pinDir CH2_DEBUG.ch2_loopback left -pinY CH2_DEBUG.ch2_loopback 240L -pinDir CH3_DEBUG left -pinY CH3_DEBUG 260L -pinDir CH3_DEBUG.ch3_loopback left -pinY CH3_DEBUG.ch3_loopback 280L -pinDir TX0_GT_IP_Interface left -pinY TX0_GT_IP_Interface 1620L -pinDir TX0_GT_IP_Interface.ch0_txmaincursor left -pinY TX0_GT_IP_Interface.ch0_txmaincursor 1640L -pinDir TX0_GT_IP_Interface.ch0_txpostcursor left -pinY TX0_GT_IP_Interface.ch0_txpostcursor 1660L -pinDir TX0_GT_IP_Interface.ch0_txprecursor left -pinY TX0_GT_IP_Interface.ch0_txprecursor 1680L -pinDir TX1_GT_IP_Interface left -pinY TX1_GT_IP_Interface 1700L -pinDir TX1_GT_IP_Interface.ch1_txmaincursor left -pinY TX1_GT_IP_Interface.ch1_txmaincursor 1720L -pinDir TX1_GT_IP_Interface.ch1_txpostcursor left -pinY TX1_GT_IP_Interface.ch1_txpostcursor 1740L -pinDir TX1_GT_IP_Interface.ch1_txprecursor left -pinY TX1_GT_IP_Interface.ch1_txprecursor 1760L -pinDir TX2_GT_IP_Interface left -pinY TX2_GT_IP_Interface 1780L -pinDir TX2_GT_IP_Interface.ch2_txmaincursor left -pinY TX2_GT_IP_Interface.ch2_txmaincursor 1800L -pinDir TX2_GT_IP_Interface.ch2_txpostcursor left -pinY TX2_GT_IP_Interface.ch2_txpostcursor 1820L -pinDir TX2_GT_IP_Interface.ch2_txprecursor left -pinY TX2_GT_IP_Interface.ch2_txprecursor 1840L -pinDir TX3_GT_IP_Interface left -pinY TX3_GT_IP_Interface 1860L -pinDir TX3_GT_IP_Interface.ch3_txmaincursor left -pinY TX3_GT_IP_Interface.ch3_txmaincursor 1880L -pinDir TX3_GT_IP_Interface.ch3_txpostcursor left -pinY TX3_GT_IP_Interface.ch3_txpostcursor 1900L -pinDir TX3_GT_IP_Interface.ch3_txprecursor left -pinY TX3_GT_IP_Interface.ch3_txprecursor 1920L -pinDir RX0_GT_IP_Interface left -pinY RX0_GT_IP_Interface 1940L -pinDir RX0_GT_IP_Interface.ch0_rxcdrhold left -pinY RX0_GT_IP_Interface.ch0_rxcdrhold 1960L -pinDir RX1_GT_IP_Interface left -pinY RX1_GT_IP_Interface 1980L -pinDir RX1_GT_IP_Interface.ch1_rxcdrhold left -pinY RX1_GT_IP_Interface.ch1_rxcdrhold 2000L -pinDir RX2_GT_IP_Interface left -pinY RX2_GT_IP_Interface 2020L -pinDir RX2_GT_IP_Interface.ch2_rxcdrhold left -pinY RX2_GT_IP_Interface.ch2_rxcdrhold 2040L -pinDir RX3_GT_IP_Interface left -pinY RX3_GT_IP_Interface 2060L -pinDir RX3_GT_IP_Interface.ch3_rxcdrhold left -pinY RX3_GT_IP_Interface.ch3_rxcdrhold 2080L -pinDir GT_Serial right -pinY GT_Serial 40R -pinDir hsclk0_lcpllreset left -pinY hsclk0_lcpllreset 2660L -pinDir hsclk0_rpllreset left -pinY hsclk0_rpllreset 2700L -pinDir hsclk1_lcpllreset left -pinY hsclk1_lcpllreset 2720L -pinDir hsclk1_rpllreset left -pinY hsclk1_rpllreset 2760L -pinDir hsclk0_lcplllock left -pinY hsclk0_lcplllock 2420L -pinDir hsclk1_lcplllock right -pinY hsclk1_lcplllock 60R -pinDir hsclk0_rplllock right -pinY hsclk0_rplllock 80R -pinDir hsclk1_rplllock right -pinY hsclk1_rplllock 100R -pinDir gtpowergood right -pinY gtpowergood 320R -pinDir ch0_pcierstb left -pinY ch0_pcierstb 2360L -pinDir ch1_pcierstb left -pinY ch1_pcierstb 2640L -pinDir ch2_pcierstb left -pinY ch2_pcierstb 2540L -pinDir ch3_pcierstb left -pinY ch3_pcierstb 2620L -pinDir pcielinkreachtarget left -pinY pcielinkreachtarget 2560L -pinBusDir pcieltssm left -pinBusY pcieltssm 2380L -pinDir ch0_iloreset left -pinY ch0_iloreset 2440L -pinDir ch1_iloreset left -pinY ch1_iloreset 2740L -pinDir ch2_iloreset left -pinY ch2_iloreset 2520L -pinDir ch3_iloreset left -pinY ch3_iloreset 2400L -pinDir ch0_iloresetdone left -pinY ch0_iloresetdone 2580L -pinDir ch1_iloresetdone left -pinY ch1_iloresetdone 2600L -pinDir ch2_iloresetdone left -pinY ch2_iloresetdone 2680L -pinDir ch3_iloresetdone left -pinY ch3_iloresetdone 2460L -pinDir ch0_phystatus right -pinY ch0_phystatus 120R -pinDir ch1_phystatus right -pinY ch1_phystatus 140R -pinDir ch2_phystatus right -pinY ch2_phystatus 160R -pinDir ch3_phystatus right -pinY ch3_phystatus 180R -pinDir refclk0_gtrefclkpd left -pinY refclk0_gtrefclkpd 2480L -pinDir refclk1_gtrefclkpd left -pinY refclk1_gtrefclkpd 2500L -pinDir apb3clk left -pinY apb3clk 2100L -pinDir apb3presetn left -pinY apb3presetn 2140L -pinDir GT_REFCLK0 left -pinY GT_REFCLK0 2120L -pinDir ch0_txoutclk left -pinY ch0_txoutclk 2340L -pinDir ch0_txusrclk left -pinY ch0_txusrclk 2260L -pinDir ch1_txoutclk right -pinY ch1_txoutclk 200R -pinDir ch1_txusrclk left -pinY ch1_txusrclk 2280L -pinDir ch2_txoutclk right -pinY ch2_txoutclk 220R -pinDir ch2_txusrclk left -pinY ch2_txusrclk 2300L -pinDir ch3_txoutclk right -pinY ch3_txoutclk 240R -pinDir ch3_txusrclk left -pinY ch3_txusrclk 2320L -pinDir ch0_rxoutclk left -pinY ch0_rxoutclk 2160L -pinDir ch0_rxusrclk left -pinY ch0_rxusrclk 2180L -pinDir ch1_rxoutclk right -pinY ch1_rxoutclk 260R -pinDir ch1_rxusrclk left -pinY ch1_rxusrclk 2200L -pinDir ch2_rxoutclk right -pinY ch2_rxoutclk 280R -pinDir ch2_rxusrclk left -pinY ch2_rxusrclk 2220L -pinDir ch3_rxoutclk right -pinY ch3_rxoutclk 300R -pinDir ch3_rxusrclk left -pinY ch3_rxusrclk 2240L
preplace inst bufg_gt_odiv2 -pg 1 -lvl 3 -x 2430 -y 3000 -defaultsOSRD -pinDir outclk left -pinY outclk 20L -pinDir gt_bufgtce left -pinY gt_bufgtce 40L -pinDir gt_bufgtcemask left -pinY gt_bufgtcemask 60L -pinDir gt_bufgtclr left -pinY gt_bufgtclr 80L -pinDir gt_bufgtclrmask left -pinY gt_bufgtclrmask 100L -pinBusDir gt_bufgtdiv left -pinBusY gt_bufgtdiv 120L -pinDir usrclk right -pinY usrclk 20R
preplace inst util_ds_buf_mbufg_tx_0 -pg 1 -lvl 2 -x 1020 -y 1680 -swap {7 1 2 9 4 5 10 8 6 0 3} -defaultsOSRD -pinBusDir MBUFG_GT_I right -pinBusY MBUFG_GT_I 80R -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 20L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 40L -pinBusDir MBUFG_GT_CLR right -pinBusY MBUFG_GT_CLR 120R -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 60L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 80L -pinBusDir MBUFG_GT_CLRB_LEAF right -pinBusY MBUFG_GT_CLRB_LEAF 140R -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 100R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 60R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 20R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 40R
preplace inst util_ds_buf_mbufg_tx_1 -pg 1 -lvl 3 -x 2430 -y 3580 -swap {0 1 4 2 5 6 3 7 8 9 10} -defaultsOSRD -pinBusDir MBUFG_GT_I left -pinBusY MBUFG_GT_I 20L -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 40L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 160L -pinBusDir MBUFG_GT_CLR left -pinBusY MBUFG_GT_CLR 100L -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 180L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 200L -pinBusDir MBUFG_GT_CLRB_LEAF left -pinBusY MBUFG_GT_CLRB_LEAF 140L -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 20R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 40R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 60R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 80R
preplace inst gt_quad_base_1 -pg 1 -lvl 2 -x 1020 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 555 556 557 558 545 514 537 515 538 523 524 525 526 527 528 561 560 554 559 541 542 543 544 516 517 519 520 533 534 518 535 536 553 539 521 540 522 546 529 547 552 548 530 549 531 550 532 551} -defaultsOSRD -pinDir HSCLK0_DEBUG left -pinY HSCLK0_DEBUG 20L -pinDir HSCLK1_DEBUG left -pinY HSCLK1_DEBUG 40L -pinDir gt_rxmargin_intf left -pinY gt_rxmargin_intf 60L -pinDir GT_DEBUG left -pinY GT_DEBUG 80L -pinDir APB3_INTF left -pinY APB3_INTF 100L -pinDir GT_NORTHIN_SOUTHOUT right -pinY GT_NORTHIN_SOUTHOUT 20R -pinDir GT_NORTHOUT_SOUTHIN left -pinY GT_NORTHOUT_SOUTHIN 120L -pinDir CH0_DEBUG left -pinY CH0_DEBUG 140L -pinDir CH0_DEBUG.ch0_loopback left -pinY CH0_DEBUG.ch0_loopback 160L -pinDir CH1_DEBUG left -pinY CH1_DEBUG 180L -pinDir CH1_DEBUG.ch1_loopback left -pinY CH1_DEBUG.ch1_loopback 200L -pinDir CH2_DEBUG left -pinY CH2_DEBUG 220L -pinDir CH2_DEBUG.ch2_loopback left -pinY CH2_DEBUG.ch2_loopback 240L -pinDir CH3_DEBUG left -pinY CH3_DEBUG 260L -pinDir CH3_DEBUG.ch3_loopback left -pinY CH3_DEBUG.ch3_loopback 280L -pinDir TX0_GT_IP_Interface right -pinY TX0_GT_IP_Interface 40R -pinDir TX0_GT_IP_Interface.ch0_txmaincursor right -pinY TX0_GT_IP_Interface.ch0_txmaincursor 60R -pinDir TX0_GT_IP_Interface.ch0_txpostcursor right -pinY TX0_GT_IP_Interface.ch0_txpostcursor 80R -pinDir TX0_GT_IP_Interface.ch0_txprecursor right -pinY TX0_GT_IP_Interface.ch0_txprecursor 100R -pinDir TX1_GT_IP_Interface right -pinY TX1_GT_IP_Interface 120R -pinDir TX1_GT_IP_Interface.ch1_txmaincursor right -pinY TX1_GT_IP_Interface.ch1_txmaincursor 140R -pinDir TX1_GT_IP_Interface.ch1_txpostcursor right -pinY TX1_GT_IP_Interface.ch1_txpostcursor 160R -pinDir TX1_GT_IP_Interface.ch1_txprecursor right -pinY TX1_GT_IP_Interface.ch1_txprecursor 180R -pinDir TX2_GT_IP_Interface right -pinY TX2_GT_IP_Interface 200R -pinDir TX2_GT_IP_Interface.ch2_txmaincursor right -pinY TX2_GT_IP_Interface.ch2_txmaincursor 220R -pinDir TX2_GT_IP_Interface.ch2_txpostcursor right -pinY TX2_GT_IP_Interface.ch2_txpostcursor 240R -pinDir TX2_GT_IP_Interface.ch2_txprecursor right -pinY TX2_GT_IP_Interface.ch2_txprecursor 260R -pinDir TX3_GT_IP_Interface right -pinY TX3_GT_IP_Interface 280R -pinDir TX3_GT_IP_Interface.ch3_txmaincursor right -pinY TX3_GT_IP_Interface.ch3_txmaincursor 300R -pinDir TX3_GT_IP_Interface.ch3_txpostcursor right -pinY TX3_GT_IP_Interface.ch3_txpostcursor 320R -pinDir TX3_GT_IP_Interface.ch3_txprecursor right -pinY TX3_GT_IP_Interface.ch3_txprecursor 340R -pinDir RX0_GT_IP_Interface left -pinY RX0_GT_IP_Interface 300L -pinDir RX0_GT_IP_Interface.ch0_rxcdrhold left -pinY RX0_GT_IP_Interface.ch0_rxcdrhold 320L -pinDir RX1_GT_IP_Interface left -pinY RX1_GT_IP_Interface 340L -pinDir RX1_GT_IP_Interface.ch1_rxcdrhold left -pinY RX1_GT_IP_Interface.ch1_rxcdrhold 360L -pinDir RX2_GT_IP_Interface left -pinY RX2_GT_IP_Interface 380L -pinDir RX2_GT_IP_Interface.ch2_rxcdrhold left -pinY RX2_GT_IP_Interface.ch2_rxcdrhold 400L -pinDir RX3_GT_IP_Interface left -pinY RX3_GT_IP_Interface 420L -pinDir RX3_GT_IP_Interface.ch3_rxcdrhold left -pinY RX3_GT_IP_Interface.ch3_rxcdrhold 440L -pinDir GT_Serial right -pinY GT_Serial 360R -pinDir hsclk0_lcpllreset right -pinY hsclk0_lcpllreset 880R -pinDir hsclk0_rpllreset right -pinY hsclk0_rpllreset 900R -pinDir hsclk1_lcpllreset right -pinY hsclk1_lcpllreset 920R -pinDir hsclk1_rpllreset right -pinY hsclk1_rpllreset 940R -pinDir hsclk0_lcplllock left -pinY hsclk0_lcplllock 760L -pinDir hsclk1_lcplllock right -pinY hsclk1_lcplllock 380R -pinDir hsclk0_rplllock right -pinY hsclk0_rplllock 620R -pinDir hsclk1_rplllock right -pinY hsclk1_rplllock 400R -pinDir gtpowergood right -pinY gtpowergood 640R -pinDir ch0_pcierstb left -pinY ch0_pcierstb 480L -pinDir ch1_pcierstb left -pinY ch1_pcierstb 500L -pinDir ch2_pcierstb left -pinY ch2_pcierstb 520L -pinDir ch3_pcierstb left -pinY ch3_pcierstb 540L -pinDir pcielinkreachtarget left -pinY pcielinkreachtarget 560L -pinBusDir pcieltssm left -pinBusY pcieltssm 580L -pinDir ch0_iloreset right -pinY ch0_iloreset 1000R -pinDir ch1_iloreset right -pinY ch1_iloreset 980R -pinDir ch2_iloreset right -pinY ch2_iloreset 860R -pinDir ch3_iloreset right -pinY ch3_iloreset 960R -pinDir ch0_iloresetdone left -pinY ch0_iloresetdone 680L -pinDir ch1_iloresetdone left -pinY ch1_iloresetdone 700L -pinDir ch2_iloresetdone left -pinY ch2_iloresetdone 720L -pinDir ch3_iloresetdone left -pinY ch3_iloresetdone 740L -pinDir ch0_phystatus right -pinY ch0_phystatus 420R -pinDir ch1_phystatus right -pinY ch1_phystatus 440R -pinDir ch2_phystatus right -pinY ch2_phystatus 460R -pinDir ch3_phystatus right -pinY ch3_phystatus 480R -pinDir refclk0_gtrefclkpd left -pinY refclk0_gtrefclkpd 600L -pinDir refclk1_gtrefclkpd left -pinY refclk1_gtrefclkpd 620L -pinDir apb3clk left -pinY apb3clk 460L -pinDir apb3presetn left -pinY apb3presetn 640L -pinDir GT_REFCLK0 left -pinY GT_REFCLK0 660L -pinDir ch0_txoutclk right -pinY ch0_txoutclk 840R -pinDir ch0_txusrclk right -pinY ch0_txusrclk 660R -pinDir ch1_txoutclk right -pinY ch1_txoutclk 500R -pinDir ch1_txusrclk right -pinY ch1_txusrclk 680R -pinDir ch2_txoutclk right -pinY ch2_txoutclk 520R -pinDir ch2_txusrclk right -pinY ch2_txusrclk 700R -pinDir ch3_txoutclk right -pinY ch3_txoutclk 540R -pinDir ch3_txusrclk right -pinY ch3_txusrclk 720R -pinDir ch0_rxoutclk right -pinY ch0_rxoutclk 820R -pinDir ch0_rxusrclk right -pinY ch0_rxusrclk 740R -pinDir ch1_rxoutclk right -pinY ch1_rxoutclk 560R -pinDir ch1_rxusrclk right -pinY ch1_rxusrclk 760R -pinDir ch2_rxoutclk right -pinY ch2_rxoutclk 580R -pinDir ch2_rxusrclk right -pinY ch2_rxusrclk 780R -pinDir ch3_rxoutclk right -pinY ch3_rxoutclk 600R -pinDir ch3_rxusrclk right -pinY ch3_rxusrclk 800R
preplace inst util_ds_buf_mbufg_rx_0 -pg 1 -lvl 2 -x 1020 -y 1440 -swap {6 1 2 9 5 4 10 8 7 0 3} -defaultsOSRD -pinBusDir MBUFG_GT_I right -pinBusY MBUFG_GT_I 60R -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 20L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 40L -pinBusDir MBUFG_GT_CLR right -pinBusY MBUFG_GT_CLR 120R -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 80L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 60L -pinBusDir MBUFG_GT_CLRB_LEAF right -pinBusY MBUFG_GT_CLRB_LEAF 140R -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 100R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 80R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 20R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 40R
preplace inst dcmac_0 -pg 1 -lvl 2 -x 1020 -y 1900 -swap {221 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 97 18 19 20 21 22 23 24 25 26 108 28 29 30 31 32 33 34 35 36 119 38 39 40 41 42 43 44 45 46 130 48 49 50 51 52 53 54 55 56 87 58 59 60 61 62 63 64 65 66 77 68 69 70 71 72 73 74 75 76 67 78 79 80 81 82 83 84 85 86 57 88 89 90 91 92 93 94 95 96 141 98 99 100 101 102 103 104 105 106 107 152 109 110 111 112 113 114 115 116 117 118 163 120 121 122 123 124 125 126 127 128 129 174 131 132 133 134 135 136 137 138 139 140 47 142 143 144 145 146 147 148 149 150 151 37 153 154 155 156 157 158 159 160 161 162 27 164 165 166 167 168 169 170 171 172 173 17 175 176 177 178 179 180 181 182 183 184 0 186 187 188 189 190 185 192 193 194 195 196 191 198 199 200 201 202 197 204 205 206 207 208 203 210 211 212 213 214 209 216 217 218 219 220 215 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 403 393 530 493 529 265 266 458 462 267 268 536 269 270 271 272 273 274 275 276 317 321 325 329 333 337 341 345 349 353 357 361 365 369 375 379 383 387 391 459 467 471 474 475 478 479 277 278 279 280 281 282 283 284 285 286 287 290 291 292 293 294 295 296 297 298 299 300 301 303 305 306 307 308 309 310 311 312 313 314 315 316 318 319 320 322 323 324 326 327 328 331 508 494 360 389 332 335 482 336 338 339 524 340 367 342 488 507 366 373 490 343 368 502 486 499 497 487 495 500 344 527 347 346 348 492 351 406 409 505 350 352 354 355 356 358 359 510 362 363 364 370 390 528 380 381 384 385 394 395 396 397 411 413 398 399 414 400 415 416 417 401 402 404 405 407 408 410 418 412 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 441 443 444 447 449 451 454 440 455 442 456 457 445 446 448 460 450 503 506 461 464 465 473 509 511 468 476 512 513 469 477 514 515 472 480 516 517 481 533 518 519 484 534 520 521 485 535 522 523 532 537 248 263 252 246 257 258 262 259 264 261 251 463 525 470 302 453 489 504 250 526 374 376 304 377 483 501 254 388 491 466 289 378 531 496 253 498 452 330 288 382 386 334 255 256 260 249 392 372 371 245 247 244} -defaultsOSRD -pinDir s_axi left -pinY s_axi 160L -pinDir gtm_tx_serdes_interface_0 right -pinY gtm_tx_serdes_interface_0 180R -pinDir gtm_tx_serdes_interface_1 right -pinY gtm_tx_serdes_interface_1 200R -pinDir gtm_tx_serdes_interface_2 right -pinY gtm_tx_serdes_interface_2 220R -pinDir gtm_tx_serdes_interface_3 right -pinY gtm_tx_serdes_interface_3 240R -pinDir gtm_tx_serdes_interface_4 right -pinY gtm_tx_serdes_interface_4 160R -pinDir gtm_tx_serdes_interface_5 right -pinY gtm_tx_serdes_interface_5 140R -pinDir gtm_tx_serdes_interface_6 right -pinY gtm_tx_serdes_interface_6 120R -pinDir gtm_tx_serdes_interface_7 right -pinY gtm_tx_serdes_interface_7 100R -pinDir gtm_rx_serdes_interface_0 right -pinY gtm_rx_serdes_interface_0 260R -pinDir gtm_rx_serdes_interface_1 right -pinY gtm_rx_serdes_interface_1 280R -pinDir gtm_rx_serdes_interface_2 right -pinY gtm_rx_serdes_interface_2 300R -pinDir gtm_rx_serdes_interface_3 right -pinY gtm_rx_serdes_interface_3 320R -pinDir gtm_rx_serdes_interface_4 right -pinY gtm_rx_serdes_interface_4 80R -pinDir gtm_rx_serdes_interface_5 right -pinY gtm_rx_serdes_interface_5 60R -pinDir gtm_rx_serdes_interface_6 right -pinY gtm_rx_serdes_interface_6 40R -pinDir gtm_rx_serdes_interface_7 right -pinY gtm_rx_serdes_interface_7 20R -pinDir ctl_txrx_port0 left -pinY ctl_txrx_port0 20L -pinDir ctl_txrx_port1 left -pinY ctl_txrx_port1 40L -pinDir ctl_txrx_port2 left -pinY ctl_txrx_port2 60L -pinDir ctl_txrx_port3 left -pinY ctl_txrx_port3 80L -pinDir ctl_txrx_port4 left -pinY ctl_txrx_port4 100L -pinDir ctl_txrx_port5 left -pinY ctl_txrx_port5 120L -pinDir ctl_port left -pinY ctl_port 140L -pinDir s_axi_aclk left -pinY s_axi_aclk 480L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 280L -pinDir fec_tx_dout_start_0 right -pinY fec_tx_dout_start_0 4740R -pinDir fec_tx_dout_start_0_bh right -pinY fec_tx_dout_start_0_bh 4000R -pinDir fec_tx_dout_start_1 right -pinY fec_tx_dout_start_1 4720R -pinDir fec_tx_dout_start_1_bh right -pinY fec_tx_dout_start_1_bh 1040R -pinDir fec_tx_dout_start_2 right -pinY fec_tx_dout_start_2 1060R -pinDir fec_tx_dout_start_2_bh right -pinY fec_tx_dout_start_2_bh 3580R -pinDir fec_tx_dout_start_3 right -pinY fec_tx_dout_start_3 3620R -pinDir fec_tx_dout_start_3_bh right -pinY fec_tx_dout_start_3_bh 1080R -pinDir fec_tx_dout_start_4 right -pinY fec_tx_dout_start_4 1100R -pinDir fec_tx_dout_start_4_bh right -pinY fec_tx_dout_start_4_bh 4780R -pinDir fec_tx_dout_start_5 right -pinY fec_tx_dout_start_5 1120R -pinDir fec_tx_dout_start_5_bh right -pinY fec_tx_dout_start_5_bh 1140R -pinBusDir rsvd_out right -pinBusY rsvd_out 1160R -pinBusDir rsvd_out_rx_mac right -pinBusY rsvd_out_rx_mac 1180R -pinBusDir rsvd_out_rx_phy right -pinBusY rsvd_out_rx_phy 1200R -pinBusDir rsvd_out_tx_mac right -pinBusY rsvd_out_tx_mac 1220R -pinBusDir rsvd_out_tx_phy right -pinBusY rsvd_out_tx_phy 1240R -pinDir rx_all_channel_mac_pm_rdy right -pinY rx_all_channel_mac_pm_rdy 1260R -pinBusDir rx_axis_tdata0 right -pinBusY rx_axis_tdata0 2080R -pinBusDir rx_axis_tdata1 right -pinBusY rx_axis_tdata1 2160R -pinBusDir rx_axis_tdata2 right -pinBusY rx_axis_tdata2 2240R -pinBusDir rx_axis_tdata3 right -pinBusY rx_axis_tdata3 2320R -pinDir rx_axis_tuser_ena0 right -pinY rx_axis_tuser_ena0 2400R -pinDir rx_axis_tuser_ena1 right -pinY rx_axis_tuser_ena1 2480R -pinDir rx_axis_tuser_ena2 right -pinY rx_axis_tuser_ena2 2560R -pinDir rx_axis_tuser_ena3 right -pinY rx_axis_tuser_ena3 2640R -pinDir rx_axis_tuser_eop0 right -pinY rx_axis_tuser_eop0 2720R -pinDir rx_axis_tuser_eop1 right -pinY rx_axis_tuser_eop1 2800R -pinDir rx_axis_tuser_eop2 right -pinY rx_axis_tuser_eop2 2880R -pinDir rx_axis_tuser_eop3 right -pinY rx_axis_tuser_eop3 2960R -pinDir rx_axis_tuser_err0 right -pinY rx_axis_tuser_err0 3040R -pinDir rx_axis_tuser_err1 right -pinY rx_axis_tuser_err1 3120R -pinDir rx_axis_tuser_err2 right -pinY rx_axis_tuser_err2 3200R -pinDir rx_axis_tuser_err3 right -pinY rx_axis_tuser_err3 3280R -pinBusDir rx_axis_tuser_mty0 right -pinBusY rx_axis_tuser_mty0 3360R -pinBusDir rx_axis_tuser_mty1 right -pinBusY rx_axis_tuser_mty1 3440R -pinBusDir rx_axis_tuser_mty2 right -pinBusY rx_axis_tuser_mty2 3520R -pinBusDir rx_axis_tuser_mty3 right -pinBusY rx_axis_tuser_mty3 3600R -pinDir rx_axis_tuser_sop0 right -pinY rx_axis_tuser_sop0 3680R -pinDir rx_axis_tuser_sop1 right -pinY rx_axis_tuser_sop1 3720R -pinDir rx_axis_tuser_sop2 right -pinY rx_axis_tuser_sop2 3740R -pinDir rx_axis_tuser_sop3 right -pinY rx_axis_tuser_sop3 3760R -pinDir rx_axis_tvalid_0 right -pinY rx_axis_tvalid_0 3780R -pinDir rx_axis_tvalid_1 right -pinY rx_axis_tvalid_1 3800R -pinBusDir rx_lane_aligner_fill right -pinBusY rx_lane_aligner_fill 1280R -pinDir rx_lane_aligner_fill_start right -pinY rx_lane_aligner_fill_start 1300R -pinDir rx_lane_aligner_fill_valid right -pinY rx_lane_aligner_fill_valid 1320R -pinBusDir rx_pcs_tdm_stats_data right -pinBusY rx_pcs_tdm_stats_data 1340R -pinDir rx_pcs_tdm_stats_start right -pinY rx_pcs_tdm_stats_start 1360R -pinDir rx_pcs_tdm_stats_valid right -pinY rx_pcs_tdm_stats_valid 1380R -pinBusDir rx_port_pm_rdy right -pinBusY rx_port_pm_rdy 1400R -pinBusDir rx_preambleout_0 right -pinBusY rx_preambleout_0 1420R -pinBusDir rx_preambleout_1 right -pinBusY rx_preambleout_1 1440R -pinDir rx_serdes_albuf_restart_0 right -pinY rx_serdes_albuf_restart_0 1460R -pinDir rx_serdes_albuf_restart_1 right -pinY rx_serdes_albuf_restart_1 1480R -pinDir rx_serdes_albuf_restart_2 right -pinY rx_serdes_albuf_restart_2 1540R -pinDir rx_serdes_albuf_restart_3 right -pinY rx_serdes_albuf_restart_3 1560R -pinDir rx_serdes_albuf_restart_4 right -pinY rx_serdes_albuf_restart_4 1580R -pinDir rx_serdes_albuf_restart_5 right -pinY rx_serdes_albuf_restart_5 1600R -pinDir rx_serdes_albuf_slip_0 right -pinY rx_serdes_albuf_slip_0 1620R -pinDir rx_serdes_albuf_slip_1 right -pinY rx_serdes_albuf_slip_1 1640R -pinDir rx_serdes_albuf_slip_2 right -pinY rx_serdes_albuf_slip_2 1660R -pinDir rx_serdes_albuf_slip_3 right -pinY rx_serdes_albuf_slip_3 1680R -pinDir rx_serdes_albuf_slip_4 right -pinY rx_serdes_albuf_slip_4 1700R -pinDir rx_serdes_albuf_slip_5 right -pinY rx_serdes_albuf_slip_5 1720R -pinDir rx_serdes_albuf_slip_6 right -pinY rx_serdes_albuf_slip_6 1740R -pinDir rx_serdes_albuf_slip_7 right -pinY rx_serdes_albuf_slip_7 1760R -pinDir rx_serdes_albuf_slip_8 right -pinY rx_serdes_albuf_slip_8 1800R -pinDir rx_serdes_albuf_slip_9 right -pinY rx_serdes_albuf_slip_9 1840R -pinDir rx_serdes_albuf_slip_10 right -pinY rx_serdes_albuf_slip_10 1860R -pinDir rx_serdes_albuf_slip_11 right -pinY rx_serdes_albuf_slip_11 1880R -pinDir rx_serdes_albuf_slip_12 right -pinY rx_serdes_albuf_slip_12 1900R -pinDir rx_serdes_albuf_slip_13 right -pinY rx_serdes_albuf_slip_13 1920R -pinDir rx_serdes_albuf_slip_14 right -pinY rx_serdes_albuf_slip_14 1940R -pinDir rx_serdes_albuf_slip_15 right -pinY rx_serdes_albuf_slip_15 1960R -pinDir rx_serdes_albuf_slip_16 right -pinY rx_serdes_albuf_slip_16 1980R -pinDir rx_serdes_albuf_slip_17 right -pinY rx_serdes_albuf_slip_17 2000R -pinDir rx_serdes_albuf_slip_18 right -pinY rx_serdes_albuf_slip_18 2020R -pinDir rx_serdes_albuf_slip_19 right -pinY rx_serdes_albuf_slip_19 2040R -pinDir rx_serdes_albuf_slip_20 right -pinY rx_serdes_albuf_slip_20 2060R -pinDir rx_serdes_albuf_slip_21 right -pinY rx_serdes_albuf_slip_21 2100R -pinDir rx_serdes_albuf_slip_22 right -pinY rx_serdes_albuf_slip_22 2120R -pinDir rx_serdes_albuf_slip_23 right -pinY rx_serdes_albuf_slip_23 2140R -pinDir rx_serdes_fifo_flagout_0 right -pinY rx_serdes_fifo_flagout_0 2180R -pinDir rx_serdes_fifo_flagout_1 right -pinY rx_serdes_fifo_flagout_1 2200R -pinDir rx_serdes_fifo_flagout_2 right -pinY rx_serdes_fifo_flagout_2 2220R -pinDir rx_serdes_fifo_flagout_3 right -pinY rx_serdes_fifo_flagout_3 2260R -pinDir rx_serdes_fifo_flagout_4 right -pinY rx_serdes_fifo_flagout_4 2280R -pinDir rx_serdes_fifo_flagout_5 right -pinY rx_serdes_fifo_flagout_5 2300R -pinBusDir rx_tsmac_tdm_stats_data right -pinBusY rx_tsmac_tdm_stats_data 2360R -pinBusDir rx_tsmac_tdm_stats_id right -pinBusY rx_tsmac_tdm_stats_id 4300R -pinDir rx_tsmac_tdm_stats_valid right -pinY rx_tsmac_tdm_stats_valid 4020R -pinBusDir c0_stat_rx_corrected_lane_delay_0 right -pinBusY c0_stat_rx_corrected_lane_delay_0 2940R -pinBusDir c0_stat_rx_corrected_lane_delay_1 right -pinBusY c0_stat_rx_corrected_lane_delay_1 3480R -pinBusDir c0_stat_rx_corrected_lane_delay_2 right -pinBusY c0_stat_rx_corrected_lane_delay_2 2380R -pinBusDir c0_stat_rx_corrected_lane_delay_3 right -pinBusY c0_stat_rx_corrected_lane_delay_3 2440R -pinDir c0_stat_rx_corrected_lane_delay_valid right -pinY c0_stat_rx_corrected_lane_delay_valid 3820R -pinBusDir c1_stat_rx_corrected_lane_delay_0 right -pinBusY c1_stat_rx_corrected_lane_delay_0 2460R -pinBusDir c1_stat_rx_corrected_lane_delay_1 right -pinBusY c1_stat_rx_corrected_lane_delay_1 2500R -pinBusDir c1_stat_rx_corrected_lane_delay_2 right -pinBusY c1_stat_rx_corrected_lane_delay_2 2520R -pinBusDir c1_stat_rx_corrected_lane_delay_3 right -pinBusY c1_stat_rx_corrected_lane_delay_3 4620R -pinDir c1_stat_rx_corrected_lane_delay_valid right -pinY c1_stat_rx_corrected_lane_delay_valid 2540R -pinBusDir c2_stat_rx_corrected_lane_delay_0 right -pinBusY c2_stat_rx_corrected_lane_delay_0 3080R -pinBusDir c2_stat_rx_corrected_lane_delay_1 right -pinBusY c2_stat_rx_corrected_lane_delay_1 2580R -pinBusDir c2_stat_rx_corrected_lane_delay_2 right -pinBusY c2_stat_rx_corrected_lane_delay_2 3900R -pinBusDir c2_stat_rx_corrected_lane_delay_3 right -pinBusY c2_stat_rx_corrected_lane_delay_3 4280R -pinDir c2_stat_rx_corrected_lane_delay_valid right -pinY c2_stat_rx_corrected_lane_delay_valid 3060R -pinBusDir c3_stat_rx_corrected_lane_delay_0 right -pinBusY c3_stat_rx_corrected_lane_delay_0 3160R -pinBusDir c3_stat_rx_corrected_lane_delay_1 right -pinBusY c3_stat_rx_corrected_lane_delay_1 3940R -pinBusDir c3_stat_rx_corrected_lane_delay_2 right -pinBusY c3_stat_rx_corrected_lane_delay_2 2600R -pinBusDir c3_stat_rx_corrected_lane_delay_3 right -pinBusY c3_stat_rx_corrected_lane_delay_3 3100R -pinDir c3_stat_rx_corrected_lane_delay_valid right -pinY c3_stat_rx_corrected_lane_delay_valid 4180R -pinBusDir c4_stat_rx_corrected_lane_delay_0 right -pinBusY c4_stat_rx_corrected_lane_delay_0 3860R -pinBusDir c4_stat_rx_corrected_lane_delay_1 right -pinBusY c4_stat_rx_corrected_lane_delay_1 4120R -pinBusDir c4_stat_rx_corrected_lane_delay_2 right -pinBusY c4_stat_rx_corrected_lane_delay_2 4080R -pinBusDir c4_stat_rx_corrected_lane_delay_3 right -pinBusY c4_stat_rx_corrected_lane_delay_3 3880R -pinDir c4_stat_rx_corrected_lane_delay_valid right -pinY c4_stat_rx_corrected_lane_delay_valid 4040R -pinBusDir c5_stat_rx_corrected_lane_delay_0 right -pinBusY c5_stat_rx_corrected_lane_delay_0 4140R -pinBusDir c5_stat_rx_corrected_lane_delay_1 right -pinBusY c5_stat_rx_corrected_lane_delay_1 2620R -pinBusDir c5_stat_rx_corrected_lane_delay_2 right -pinBusY c5_stat_rx_corrected_lane_delay_2 4680R -pinBusDir c5_stat_rx_corrected_lane_delay_3 right -pinBusY c5_stat_rx_corrected_lane_delay_3 2680R -pinDir c5_stat_rx_corrected_lane_delay_valid right -pinY c5_stat_rx_corrected_lane_delay_valid 2660R -pinDir tx_all_channel_mac_pm_rdy right -pinY tx_all_channel_mac_pm_rdy 2700R -pinDir tx_axis_taf_0 right -pinY tx_axis_taf_0 3980R -pinDir tx_axis_taf_1 right -pinY tx_axis_taf_1 2760R -pinDir tx_axis_tready_0 left -pinY tx_axis_tready_0 540L -pinDir tx_axis_tready_1 left -pinY tx_axis_tready_1 600L -pinBusDir tx_pcs_tdm_stats_data right -pinBusY tx_pcs_tdm_stats_data 4240R -pinDir tx_pcs_tdm_stats_start right -pinY tx_pcs_tdm_stats_start 2740R -pinDir tx_pcs_tdm_stats_valid right -pinY tx_pcs_tdm_stats_valid 2780R -pinBusDir tx_port_pm_rdy right -pinBusY tx_port_pm_rdy 2820R -pinDir tx_serdes_is_am_0 right -pinY tx_serdes_is_am_0 2840R -pinDir tx_serdes_is_am_1 right -pinY tx_serdes_is_am_1 2860R -pinDir tx_serdes_is_am_2 right -pinY tx_serdes_is_am_2 2900R -pinDir tx_serdes_is_am_3 right -pinY tx_serdes_is_am_3 2920R -pinDir tx_serdes_is_am_4 right -pinY tx_serdes_is_am_4 4340R -pinDir tx_serdes_is_am_5 right -pinY tx_serdes_is_am_5 2980R -pinDir tx_serdes_is_am_prefifo_0 right -pinY tx_serdes_is_am_prefifo_0 3000R -pinDir tx_serdes_is_am_prefifo_1 right -pinY tx_serdes_is_am_prefifo_1 3020R -pinDir tx_serdes_is_am_prefifo_2 right -pinY tx_serdes_is_am_prefifo_2 3140R -pinDir tx_serdes_is_am_prefifo_3 right -pinY tx_serdes_is_am_prefifo_3 3500R -pinDir tx_serdes_is_am_prefifo_4 right -pinY tx_serdes_is_am_prefifo_4 4700R -pinDir tx_serdes_is_am_prefifo_5 right -pinY tx_serdes_is_am_prefifo_5 3300R -pinBusDir tx_tsmac_tdm_stats_data right -pinBusY tx_tsmac_tdm_stats_data 3320R -pinBusDir tx_tsmac_tdm_stats_id right -pinBusY tx_tsmac_tdm_stats_id 3380R -pinDir tx_tsmac_tdm_stats_valid right -pinY tx_tsmac_tdm_stats_valid 3400R -pinBusDir ctl_rsvd_in left -pinBusY ctl_rsvd_in 300L -pinBusDir rsvd_in_rx_mac left -pinBusY rsvd_in_rx_mac 320L -pinBusDir rsvd_in_rx_phy left -pinBusY rsvd_in_rx_phy 340L -pinDir rx_all_channel_mac_pm_tick left -pinY rx_all_channel_mac_pm_tick 360L -pinBusDir rx_alt_serdes_clk left -pinBusY rx_alt_serdes_clk 640L -pinDir rx_axi_clk left -pinY rx_axi_clk 680L -pinBusDir rx_port_pm_tick left -pinBusY rx_port_pm_tick 380L -pinBusDir rx_channel_flush left -pinBusY rx_channel_flush 400L -pinDir rx_core_clk left -pinY rx_core_clk 700L -pinDir rx_core_reset left -pinY rx_core_reset 420L -pinBusDir rx_flexif_clk left -pinBusY rx_flexif_clk 720L -pinDir rx_macif_clk left -pinY rx_macif_clk 740L -pinBusDir rx_serdes_clk left -pinBusY rx_serdes_clk 760L -pinDir rx_serdes_fifo_flagin_0 left -pinY rx_serdes_fifo_flagin_0 440L -pinDir rx_serdes_fifo_flagin_1 left -pinY rx_serdes_fifo_flagin_1 460L -pinDir rx_serdes_fifo_flagin_2 left -pinY rx_serdes_fifo_flagin_2 500L -pinDir rx_serdes_fifo_flagin_3 left -pinY rx_serdes_fifo_flagin_3 520L -pinDir rx_serdes_fifo_flagin_4 left -pinY rx_serdes_fifo_flagin_4 560L -pinDir rx_serdes_fifo_flagin_5 left -pinY rx_serdes_fifo_flagin_5 580L -pinBusDir rx_serdes_reset left -pinBusY rx_serdes_reset 620L -pinBusDir ts_clk left -pinBusY ts_clk 780L -pinDir tx_all_channel_mac_pm_tick left -pinY tx_all_channel_mac_pm_tick 660L -pinBusDir tx_alt_serdes_clk left -pinBusY tx_alt_serdes_clk 800L -pinBusDir tx_axis_tdata0 left -pinBusY tx_axis_tdata0 820L -pinBusDir tx_axis_tdata1 left -pinBusY tx_axis_tdata1 840L -pinBusDir tx_axis_tdata2 left -pinBusY tx_axis_tdata2 860L -pinBusDir tx_axis_tdata3 left -pinBusY tx_axis_tdata3 880L -pinDir tx_axis_tuser_ena0 left -pinY tx_axis_tuser_ena0 900L -pinDir tx_axis_tuser_ena1 left -pinY tx_axis_tuser_ena1 920L -pinDir tx_axis_tuser_ena2 left -pinY tx_axis_tuser_ena2 940L -pinDir tx_axis_tuser_ena3 left -pinY tx_axis_tuser_ena3 960L -pinDir tx_axis_tuser_eop0 left -pinY tx_axis_tuser_eop0 980L -pinDir tx_axis_tuser_eop1 left -pinY tx_axis_tuser_eop1 1000L -pinDir tx_axis_tuser_eop2 left -pinY tx_axis_tuser_eop2 1020L -pinDir tx_axis_tuser_eop3 left -pinY tx_axis_tuser_eop3 1040L -pinDir tx_axis_tuser_err0 left -pinY tx_axis_tuser_err0 1060L -pinDir tx_axis_tuser_err1 left -pinY tx_axis_tuser_err1 1080L -pinDir tx_axis_tuser_err2 left -pinY tx_axis_tuser_err2 1100L -pinDir tx_axis_tuser_err3 left -pinY tx_axis_tuser_err3 1120L -pinBusDir tx_axis_tuser_mty0 left -pinBusY tx_axis_tuser_mty0 1140L -pinBusDir tx_axis_tuser_mty1 left -pinBusY tx_axis_tuser_mty1 1160L -pinBusDir tx_axis_tuser_mty2 left -pinBusY tx_axis_tuser_mty2 1180L -pinBusDir tx_axis_tuser_mty3 left -pinBusY tx_axis_tuser_mty3 1200L -pinDir tx_axis_tuser_sop0 left -pinY tx_axis_tuser_sop0 1240L -pinDir tx_axis_tuser_sop1 left -pinY tx_axis_tuser_sop1 1280L -pinDir tx_axis_tuser_sop2 left -pinY tx_axis_tuser_sop2 1300L -pinDir tx_axis_tuser_sop3 left -pinY tx_axis_tuser_sop3 1360L -pinDir tx_axis_tvalid_0 left -pinY tx_axis_tvalid_0 1400L -pinDir tx_axis_tvalid_1 left -pinY tx_axis_tvalid_1 1440L -pinDir tx_axi_clk left -pinY tx_axi_clk 1460L -pinBusDir tx_channel_flush left -pinBusY tx_channel_flush 1220L -pinDir tx_core_clk left -pinY tx_core_clk 1480L -pinDir tx_core_reset left -pinY tx_core_reset 1260L -pinBusDir tx_flexif_clk left -pinBusY tx_flexif_clk 1500L -pinDir tx_macif_clk left -pinY tx_macif_clk 1520L -pinBusDir tx_port_pm_tick left -pinBusY tx_port_pm_tick 1320L -pinBusDir tx_preamblein_0 left -pinBusY tx_preamblein_0 1340L -pinBusDir tx_preamblein_1 left -pinBusY tx_preamblein_1 1380L -pinBusDir tx_serdes_clk left -pinBusY tx_serdes_clk 1540L -pinBusDir tx_serdes_reset left -pinBusY tx_serdes_reset 1420L -pinDir gt_tx_reset_done_out_0 right -pinY gt_tx_reset_done_out_0 4200R -pinDir gt_rx_reset_done_out_0 right -pinY gt_rx_reset_done_out_0 4260R -pinDir gtpowergood_in left -pinY gtpowergood_in 1560L -pinDir gt_reset_all_in left -pinY gt_reset_all_in 1580L -pinDir gt_reset_tx_datapath_in_0 left -pinY gt_reset_tx_datapath_in_0 1600L -pinDir gt_reset_rx_datapath_in_0 left -pinY gt_reset_rx_datapath_in_0 1680L -pinDir gt_tx_reset_done_out_1 right -pinY gt_tx_reset_done_out_1 4320R -pinDir gt_rx_reset_done_out_1 right -pinY gt_rx_reset_done_out_1 4360R -pinDir gt_reset_tx_datapath_in_1 left -pinY gt_reset_tx_datapath_in_1 1620L -pinDir gt_reset_rx_datapath_in_1 left -pinY gt_reset_rx_datapath_in_1 1700L -pinDir gt_tx_reset_done_out_2 right -pinY gt_tx_reset_done_out_2 4380R -pinDir gt_rx_reset_done_out_2 right -pinY gt_rx_reset_done_out_2 4400R -pinDir gt_reset_tx_datapath_in_2 left -pinY gt_reset_tx_datapath_in_2 1640L -pinDir gt_reset_rx_datapath_in_2 left -pinY gt_reset_rx_datapath_in_2 1720L -pinDir gt_tx_reset_done_out_3 right -pinY gt_tx_reset_done_out_3 4420R -pinDir gt_rx_reset_done_out_3 right -pinY gt_rx_reset_done_out_3 4440R -pinDir gt_reset_tx_datapath_in_3 left -pinY gt_reset_tx_datapath_in_3 1660L -pinDir gt_reset_rx_datapath_in_3 left -pinY gt_reset_rx_datapath_in_3 1740L -pinDir gt_tx_reset_done_out_4 right -pinY gt_tx_reset_done_out_4 4460R -pinDir gt_rx_reset_done_out_4 right -pinY gt_rx_reset_done_out_4 4480R -pinDir gt_reset_tx_datapath_in_4 left -pinY gt_reset_tx_datapath_in_4 1760L -pinDir gt_reset_rx_datapath_in_4 left -pinY gt_reset_rx_datapath_in_4 1840L -pinDir gt_tx_reset_done_out_5 right -pinY gt_tx_reset_done_out_5 4500R -pinDir gt_rx_reset_done_out_5 right -pinY gt_rx_reset_done_out_5 4520R -pinDir gt_reset_tx_datapath_in_5 left -pinY gt_reset_tx_datapath_in_5 1780L -pinDir gt_reset_rx_datapath_in_5 left -pinY gt_reset_rx_datapath_in_5 1860L -pinDir gt_tx_reset_done_out_6 right -pinY gt_tx_reset_done_out_6 4540R -pinDir gt_rx_reset_done_out_6 right -pinY gt_rx_reset_done_out_6 4560R -pinDir gt_reset_tx_datapath_in_6 left -pinY gt_reset_tx_datapath_in_6 1800L -pinDir gt_reset_rx_datapath_in_6 left -pinY gt_reset_rx_datapath_in_6 1880L -pinDir gt_tx_reset_done_out_7 right -pinY gt_tx_reset_done_out_7 4580R -pinDir gt_rx_reset_done_out_7 right -pinY gt_rx_reset_done_out_7 4600R -pinDir gt_reset_tx_datapath_in_7 left -pinY gt_reset_tx_datapath_in_7 1820L -pinDir gt_reset_rx_datapath_in_7 left -pinY gt_reset_rx_datapath_in_7 1900L -pinDir iloreset_out_0 right -pinY iloreset_out_0 700R -pinDir iloreset_out_1 right -pinY iloreset_out_1 1000R -pinDir iloreset_out_2 right -pinY iloreset_out_2 780R -pinDir iloreset_out_3 right -pinY iloreset_out_3 660R -pinDir iloreset_out_4 right -pinY iloreset_out_4 880R -pinDir iloreset_out_5 right -pinY iloreset_out_5 900R -pinDir iloreset_out_6 right -pinY iloreset_out_6 980R -pinDir iloreset_out_7 right -pinY iloreset_out_7 920R -pinDir pllreset_out_0 right -pinY pllreset_out_0 1020R -pinDir pllreset_out_1 right -pinY pllreset_out_1 960R -pinDir tx_clr_out_0 right -pinY tx_clr_out_0 760R -pinDir tx_clr_out_1 right -pinY tx_clr_out_1 3640R -pinDir tx_clr_out_2 right -pinY tx_clr_out_2 4640R -pinDir tx_clr_out_3 right -pinY tx_clr_out_3 3700R -pinDir tx_clr_out_4 right -pinY tx_clr_out_4 1780R -pinDir tx_clr_out_5 right -pinY tx_clr_out_5 3560R -pinDir tx_clr_out_6 right -pinY tx_clr_out_6 3920R -pinDir tx_clr_out_7 right -pinY tx_clr_out_7 4220R -pinDir tx_clrb_leaf_out_0 right -pinY tx_clrb_leaf_out_0 740R -pinDir tx_clrb_leaf_out_1 right -pinY tx_clrb_leaf_out_1 4660R -pinDir tx_clrb_leaf_out_2 right -pinY tx_clrb_leaf_out_2 3180R -pinDir tx_clrb_leaf_out_3 right -pinY tx_clrb_leaf_out_3 3220R -pinDir tx_clrb_leaf_out_4 right -pinY tx_clrb_leaf_out_4 1820R -pinDir tx_clrb_leaf_out_5 right -pinY tx_clrb_leaf_out_5 3240R -pinDir tx_clrb_leaf_out_6 right -pinY tx_clrb_leaf_out_6 3840R -pinDir tx_clrb_leaf_out_7 right -pinY tx_clrb_leaf_out_7 4160R -pinDir rx_clr_out_0 right -pinY rx_clr_out_0 820R -pinDir rx_clr_out_1 right -pinY rx_clr_out_1 3460R -pinDir rx_clr_out_2 right -pinY rx_clr_out_2 3960R -pinDir rx_clr_out_3 right -pinY rx_clr_out_3 3660R -pinDir rx_clr_out_4 right -pinY rx_clr_out_4 1520R -pinDir rx_clr_out_5 right -pinY rx_clr_out_5 3260R -pinDir rx_clr_out_6 right -pinY rx_clr_out_6 4760R -pinDir rx_clr_out_7 right -pinY rx_clr_out_7 4060R -pinDir rx_clrb_leaf_out_0 right -pinY rx_clrb_leaf_out_0 800R -pinDir rx_clrb_leaf_out_1 right -pinY rx_clrb_leaf_out_1 4100R -pinDir rx_clrb_leaf_out_2 right -pinY rx_clrb_leaf_out_2 3540R -pinDir rx_clrb_leaf_out_3 right -pinY rx_clrb_leaf_out_3 2340R -pinDir rx_clrb_leaf_out_4 right -pinY rx_clrb_leaf_out_4 1500R -pinDir rx_clrb_leaf_out_5 right -pinY rx_clrb_leaf_out_5 3340R -pinDir rx_clrb_leaf_out_6 right -pinY rx_clrb_leaf_out_6 3420R -pinDir rx_clrb_leaf_out_7 right -pinY rx_clrb_leaf_out_7 2420R -pinDir ilo_reset_done_0 right -pinY ilo_reset_done_0 840R -pinDir ilo_reset_done_1 right -pinY ilo_reset_done_1 860R -pinDir ilo_reset_done_2 right -pinY ilo_reset_done_2 940R -pinDir ilo_reset_done_3 right -pinY ilo_reset_done_3 720R -pinDir ilo_reset_done_4 left -pinY ilo_reset_done_4 260L -pinDir ilo_reset_done_5 left -pinY ilo_reset_done_5 240L -pinDir ilo_reset_done_6 left -pinY ilo_reset_done_6 220L -pinDir ilo_reset_done_7 left -pinY ilo_reset_done_7 200L -pinDir plllock_in_0 right -pinY plllock_in_0 680R -pinDir plllock_in_1 left -pinY plllock_in_1 180L
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 240 -y 1440 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace netloc apb3clk_quad_1 1 0 3 NJ 720 550 100 2080J
preplace netloc bufg_gt_odiv2_usrclk 1 3 1 NJ 3020
preplace netloc ch0_loopback_0_1 1 0 3 NJ 20 NJ 20 2180
preplace netloc ch0_loopback_1_1 1 0 2 NJ 420 690
preplace netloc ch0_rxcdrhold_0_1 1 2 2 2200 120 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 2 NJ 6160 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 2 NJ 6260 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 2 NJ 6300 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 2 NJ 6340 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_4 1 2 2 NJ 6380 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_5 1 2 2 NJ 6420 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_6 1 2 2 NJ 6460 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_7 1 2 2 NJ 6500 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 2 NJ 6100 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 2 NJ 6220 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 2 NJ 6280 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 2 NJ 6320 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_4 1 2 2 NJ 6360 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_5 1 2 2 NJ 6400 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_6 1 2 2 NJ 6440 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_7 1 2 2 NJ 6480 NJ
preplace netloc dcmac_0_iloreset_out_0 1 2 1 N 2600
preplace netloc dcmac_0_iloreset_out_1 1 2 1 N 2900
preplace netloc dcmac_0_iloreset_out_2 1 2 1 N 2680
preplace netloc dcmac_0_iloreset_out_3 1 2 1 N 2560
preplace netloc dcmac_0_iloreset_out_4 1 2 1 1460 1260n
preplace netloc dcmac_0_iloreset_out_5 1 2 1 1500 1240n
preplace netloc dcmac_0_iloreset_out_6 1 2 1 1600 1120n
preplace netloc dcmac_0_iloreset_out_7 1 2 1 1540 1220n
preplace netloc dcmac_0_pllreset_out_0 1 2 1 2200 2820n
preplace netloc dcmac_0_pllreset_out_1 1 2 1 1580 1140n
preplace netloc dcmac_0_rx_axis_tdata0 1 2 2 NJ 3980 NJ
preplace netloc dcmac_0_rx_axis_tdata1 1 2 2 NJ 4060 NJ
preplace netloc dcmac_0_rx_axis_tdata2 1 2 2 NJ 4140 NJ
preplace netloc dcmac_0_rx_axis_tdata3 1 2 2 NJ 4220 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 2 NJ 4300 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 2 NJ 4380 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena2 1 2 2 NJ 4460 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena3 1 2 2 NJ 4540 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 2 NJ 4620 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 2 NJ 4700 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop2 1 2 2 NJ 4780 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop3 1 2 2 NJ 4860 NJ
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 2 NJ 4940 NJ
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 2 NJ 5020 NJ
preplace netloc dcmac_0_rx_axis_tuser_err2 1 2 2 NJ 5100 NJ
preplace netloc dcmac_0_rx_axis_tuser_err3 1 2 2 NJ 5180 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 2 NJ 5260 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 2 NJ 5340 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty2 1 2 2 NJ 5420 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty3 1 2 2 NJ 5500 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 2 NJ 5580 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 2 NJ 5620 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop2 1 2 2 NJ 5640 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop3 1 2 2 NJ 5660 NJ
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 2 NJ 5680 NJ
preplace netloc dcmac_0_rx_axis_tvalid_1 1 2 2 NJ 5700 NJ
preplace netloc dcmac_0_rx_clr_out_0 1 2 1 1420 1560n
preplace netloc dcmac_0_rx_clr_out_4 1 2 1 N 3420
preplace netloc dcmac_0_rx_clrb_leaf_out_0 1 2 1 1380 1580n
preplace netloc dcmac_0_rx_clrb_leaf_out_4 1 2 1 N 3400
preplace netloc dcmac_0_tx_axis_tready_0 1 0 2 NJ 2440 NJ
preplace netloc dcmac_0_tx_axis_tready_1 1 0 2 NJ 2500 NJ
preplace netloc dcmac_0_tx_clr_out_0 1 2 1 1340 1800n
preplace netloc dcmac_0_tx_clr_out_4 1 2 1 N 3680
preplace netloc dcmac_0_tx_clrb_leaf_out_0 1 2 1 1300 1820n
preplace netloc dcmac_0_tx_clrb_leaf_out_4 1 2 1 N 3720
preplace netloc gt_quad_base_1_ch0_iloresetdone 1 1 1 610 940n
preplace netloc gt_quad_base_1_ch0_rxoutclk 1 2 1 1740 1080n
preplace netloc gt_quad_base_1_ch0_txoutclk 1 2 1 1680 1100n
preplace netloc gt_quad_base_1_ch1_iloresetdone 1 1 1 650 960n
preplace netloc gt_quad_base_1_ch2_iloresetdone 1 1 1 710 980n
preplace netloc gt_quad_base_1_ch3_iloresetdone 1 1 1 730 1000n
preplace netloc gt_quad_base_1_gtpowergood 1 2 2 1940J 3200 NJ
preplace netloc gt_quad_base_1_hsclk0_lcplllock 1 1 1 750 1020n
preplace netloc gt_quad_base_ch0_iloresetdone 1 2 1 N 2740
preplace netloc gt_quad_base_ch0_rxoutclk 1 2 1 1860 1500n
preplace netloc gt_quad_base_ch0_txoutclk 1 2 1 1760 1760n
preplace netloc gt_quad_base_ch1_iloresetdone 1 2 1 N 2760
preplace netloc gt_quad_base_ch2_iloresetdone 1 2 1 N 2840
preplace netloc gt_quad_base_ch3_iloresetdone 1 2 1 N 2620
preplace netloc gt_quad_base_gtpowergood 1 3 1 NJ 480
preplace netloc gt_quad_base_hsclk0_lcplllock 1 2 1 N 2580
preplace netloc gt_reset_all_in_1 1 0 2 NJ 3480 NJ
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 3580 550
preplace netloc gt_reset_rx_datapath_in_4_1 1 0 2 NJ 3740 550
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 3500 690
preplace netloc gt_reset_tx_datapath_in_4_1 1 0 2 NJ 3660 690
preplace netloc gt_rxcdrhold_1 1 0 2 NJ 700 570
preplace netloc gt_txmaincursor_1 1 0 3 NJ 40 NJ 40 2140
preplace netloc gt_txpostcursor_1 1 0 3 NJ 60 NJ 60 2120
preplace netloc gt_txprecursor_1 1 0 3 NJ 80 NJ 80 2100
preplace netloc gtpowergood_in_1 1 0 2 NJ 3460 NJ
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 2540 NJ
preplace netloc rx_axi_clk_1 1 0 2 NJ 2580 NJ
preplace netloc rx_core_clk_1 1 0 2 NJ 2600 NJ
preplace netloc rx_flexif_clk_1 1 0 2 NJ 2620 NJ
preplace netloc rx_macif_clk_1 1 0 2 NJ 2640 NJ
preplace netloc rx_serdes_clk_1 1 0 2 NJ 2660 NJ
preplace netloc s_axi_aclk_1 1 0 2 NJ 2380 NJ
preplace netloc s_axi_aresetn_1 1 0 3 NJ 980 570 1320 1920J
preplace netloc ts_clk_1 1 0 2 NJ 2680 NJ
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 2700 NJ
preplace netloc tx_axi_clk_1 1 0 2 NJ 3360 NJ
preplace netloc tx_axis_tdata0_1 1 0 2 NJ 2720 NJ
preplace netloc tx_axis_tdata1_1 1 0 2 NJ 2740 NJ
preplace netloc tx_axis_tdata2_1 1 0 2 NJ 2760 NJ
preplace netloc tx_axis_tdata3_1 1 0 2 NJ 2780 NJ
preplace netloc tx_axis_tuser_ena0_1 1 0 2 NJ 2800 NJ
preplace netloc tx_axis_tuser_ena1_1 1 0 2 NJ 2820 NJ
preplace netloc tx_axis_tuser_ena2_1 1 0 2 NJ 2840 NJ
preplace netloc tx_axis_tuser_ena3_1 1 0 2 NJ 2860 NJ
preplace netloc tx_axis_tuser_eop0_1 1 0 2 NJ 2880 NJ
preplace netloc tx_axis_tuser_eop1_1 1 0 2 NJ 2900 NJ
preplace netloc tx_axis_tuser_eop2_1 1 0 2 NJ 2920 NJ
preplace netloc tx_axis_tuser_eop3_1 1 0 2 NJ 2940 NJ
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 2960 NJ
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 2980 NJ
preplace netloc tx_axis_tuser_err2_1 1 0 2 NJ 3000 NJ
preplace netloc tx_axis_tuser_err3_1 1 0 2 NJ 3020 NJ
preplace netloc tx_axis_tuser_mty0_1 1 0 2 NJ 3040 NJ
preplace netloc tx_axis_tuser_mty1_1 1 0 2 NJ 3060 NJ
preplace netloc tx_axis_tuser_mty2_1 1 0 2 NJ 3080 NJ
preplace netloc tx_axis_tuser_mty3_1 1 0 2 NJ 3100 NJ
preplace netloc tx_axis_tuser_sop0_1 1 0 2 NJ 3140 NJ
preplace netloc tx_axis_tuser_sop1_1 1 0 2 NJ 3180 NJ
preplace netloc tx_axis_tuser_sop2_1 1 0 2 NJ 3200 NJ
preplace netloc tx_axis_tuser_sop3_1 1 0 2 NJ 3260 NJ
preplace netloc tx_axis_tvalid_0_1 1 0 2 NJ 3300 NJ
preplace netloc tx_axis_tvalid_1_1 1 0 2 NJ 3340 NJ
preplace netloc tx_core_clk_1 1 0 2 NJ 3380 NJ
preplace netloc tx_flexif_clk_1 1 0 2 NJ 3400 NJ
preplace netloc tx_macif_clk_1 1 0 2 NJ 3420 NJ
preplace netloc tx_serdes_clk_1 1 0 2 NJ 3440 NJ
preplace netloc util_ds_buf_0_IBUFDS_GTME5_O 1 2 1 2060 160n
preplace netloc util_ds_buf_0_IBUFDS_GTME5_ODIV2 1 2 1 2020J 180n
preplace netloc util_ds_buf_1_IBUFDS_GTME5_O 1 1 1 450J 920n
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 2 1700J 3240 NJ
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 2 1720 3260 NJ
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O1 1 3 1 NJ 3360
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O2 1 2 2 1800 3280 2650
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 2 1620J 3540 NJ
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 2 1660 3300 NJ
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O1 1 3 1 NJ 3600
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O2 1 2 2 1880 3220 2670
preplace netloc xlconstant_0_dout 1 1 2 550 1640 1640
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 160 NJ
preplace netloc CLK_IN_D_1_1 1 0 1 NJ 1040
preplace netloc dcmac_0_gtm_rx_serdes_interface_0 1 2 1 1960 2100n
preplace netloc dcmac_0_gtm_rx_serdes_interface_1 1 2 1 2000 2140n
preplace netloc dcmac_0_gtm_rx_serdes_interface_2 1 2 1 2040 2180n
preplace netloc dcmac_0_gtm_rx_serdes_interface_3 1 2 1 N 2220
preplace netloc dcmac_0_gtm_rx_serdes_interface_4 1 1 2 690 1340 1400
preplace netloc dcmac_0_gtm_rx_serdes_interface_5 1 1 2 670 1360 1360
preplace netloc dcmac_0_gtm_rx_serdes_interface_6 1 1 2 630 1380 1320
preplace netloc dcmac_0_gtm_rx_serdes_interface_7 1 1 2 590 1400 1280
preplace netloc dcmac_0_gtm_tx_serdes_interface_0 1 2 1 1780 1780n
preplace netloc dcmac_0_gtm_tx_serdes_interface_1 1 2 1 1820 1860n
preplace netloc dcmac_0_gtm_tx_serdes_interface_2 1 2 1 1840 1940n
preplace netloc dcmac_0_gtm_tx_serdes_interface_3 1 2 1 1900 2020n
preplace netloc dcmac_0_gtm_tx_serdes_interface_4 1 2 1 1560 300n
preplace netloc dcmac_0_gtm_tx_serdes_interface_5 1 2 1 1520 380n
preplace netloc dcmac_0_gtm_tx_serdes_interface_6 1 2 1 1480 460n
preplace netloc dcmac_0_gtm_tx_serdes_interface_7 1 2 1 1440 540n
preplace netloc gt_quad_base_1_GT_NORTHIN_SOUTHOUT 1 2 1 N 280
preplace netloc gt_quad_base_1_GT_Serial 1 2 2 1980J 3180 NJ
preplace netloc gt_quad_base_GT_Serial 1 3 1 NJ 200
preplace netloc s_axi_1 1 0 2 NJ 2060 NJ
levelinfo -pg 1 0 240 1020 2430 2690
pagesize -pg 1 -db -bbox -sgen -240 0 2920 6910
",
   "No Loops_ScaleFactor":"0.795767",
   "No Loops_TopLeft":"929,3",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x 0 -y 1510 -defaultsOSRD
preplace port CLK_IN_D_1 -pg 1 -lvl 0 -x 0 -y 1230 -defaultsOSRD
preplace port GT_Serial_0 -pg 1 -lvl 4 -x 2250 -y 1680 -defaultsOSRD
preplace port GT_Serial_1 -pg 1 -lvl 4 -x 2250 -y 550 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 3650 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 4 -x 2250 -y 1780 -defaultsOSRD
preplace port port-id_gt_rxcdrhold_1 -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 1150 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 1170 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 4 -x 2250 -y 2670 -defaultsOSRD
preplace port port-id_gtpowergood_1 -pg 1 -lvl 4 -x 2250 -y 650 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 3810 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 4 -x 2250 -y 3190 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 4 -x 2250 -y 3210 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena2 -pg 1 -lvl 4 -x 2250 -y 3230 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena3 -pg 1 -lvl 4 -x 2250 -y 3250 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 4 -x 2250 -y 3270 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 4 -x 2250 -y 3290 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop2 -pg 1 -lvl 4 -x 2250 -y 3310 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop3 -pg 1 -lvl 4 -x 2250 -y 3330 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 4 -x 2250 -y 3350 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 4 -x 2250 -y 3370 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err2 -pg 1 -lvl 4 -x 2250 -y 3390 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err3 -pg 1 -lvl 4 -x 2250 -y 3410 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 4 -x 2250 -y 3510 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 4 -x 2250 -y 3530 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop2 -pg 1 -lvl 4 -x 2250 -y 3550 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop3 -pg 1 -lvl 4 -x 2250 -y 3570 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 4 -x 2250 -y 3590 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_1 -pg 1 -lvl 4 -x 2250 -y 3760 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_start -pg 1 -lvl 4 -x 2250 -y 3800 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_valid -pg 1 -lvl 4 -x 2250 -y 3820 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_start -pg 1 -lvl 4 -x 2250 -y 3860 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_valid -pg 1 -lvl 4 -x 2250 -y 3880 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 4 -x 2250 -y 5250 -defaultsOSRD
preplace port port-id_tx_axis_tready_1 -pg 1 -lvl 4 -x 2250 -y 5270 -defaultsOSRD
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x 0 -y 3950 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x 0 -y 4010 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x 0 -y 4070 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x 0 -y 4390 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x 0 -y 4410 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena2 -pg 1 -lvl 0 -x 0 -y 4430 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena3 -pg 1 -lvl 0 -x 0 -y 4450 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x 0 -y 4470 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x 0 -y 4490 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop2 -pg 1 -lvl 0 -x 0 -y 4510 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop3 -pg 1 -lvl 0 -x 0 -y 4530 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x 0 -y 4550 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x 0 -y 4570 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err2 -pg 1 -lvl 0 -x 0 -y 4590 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err3 -pg 1 -lvl 0 -x 0 -y 4610 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x 0 -y 4710 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x 0 -y 4730 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop2 -pg 1 -lvl 0 -x 0 -y 4750 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop3 -pg 1 -lvl 0 -x 0 -y 4770 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 4790 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_1 -pg 1 -lvl 0 -x 0 -y 4810 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x 0 -y 4830 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x 0 -y 4870 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x 0 -y 4930 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 5050 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 5070 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 5090 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 5110 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 5250 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 5270 -defaultsOSRD
preplace port port-id_gt_rxcdrhold_0 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 4 -x 2250 -y 5670 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_5 -pg 1 -lvl 4 -x 2250 -y 5870 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 4 -x 2250 -y 5690 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 4 -x 2250 -y 5710 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 4 -x 2250 -y 5790 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_4 -pg 1 -lvl 4 -x 2250 -y 5830 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 4 -x 2250 -y 5770 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_6 -pg 1 -lvl 4 -x 2250 -y 5910 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 4 -x 2250 -y 5810 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_4 -pg 1 -lvl 4 -x 2250 -y 5850 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 4 -x 2250 -y 5730 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_7 -pg 1 -lvl 4 -x 2250 -y 5950 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 4 -x 2250 -y 5750 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_7 -pg 1 -lvl 4 -x 2250 -y 5970 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_5 -pg 1 -lvl 4 -x 2250 -y 5890 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_6 -pg 1 -lvl 4 -x 2250 -y 5930 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_1 -pg 1 -lvl 4 -x 2250 -y 3640 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_1 -pg 1 -lvl 4 -x 2250 -y 3660 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_0 -pg 1 -lvl 4 -x 2250 -y 2820 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_0 -pg 1 -lvl 4 -x 2250 -y 2870 -defaultsOSRD
preplace portBus gt_loopback_0 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 4 -x 2250 -y 2800 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_1 -pg 1 -lvl 4 -x 2250 -y 2980 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_1 -pg 1 -lvl 4 -x 2250 -y 3000 -defaultsOSRD
preplace portBus gt_loopback_1 -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 4 -x 2250 -y 2850 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 4 -x 2250 -y 3110 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 4 -x 2250 -y 3130 -defaultsOSRD
preplace portBus rx_axis_tdata2 -pg 1 -lvl 4 -x 2250 -y 3150 -defaultsOSRD
preplace portBus rx_axis_tdata3 -pg 1 -lvl 4 -x 2250 -y 3170 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 4 -x 2250 -y 3430 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 4 -x 2250 -y 3450 -defaultsOSRD
preplace portBus rx_axis_tuser_mty2 -pg 1 -lvl 4 -x 2250 -y 3470 -defaultsOSRD
preplace portBus rx_axis_tuser_mty3 -pg 1 -lvl 4 -x 2250 -y 3490 -defaultsOSRD
preplace portBus rx_lane_aligner_fill -pg 1 -lvl 4 -x 2250 -y 3780 -defaultsOSRD
preplace portBus rx_pcs_tdm_stats_data -pg 1 -lvl 4 -x 2250 -y 3840 -defaultsOSRD
preplace portBus rx_port_pm_rdy -pg 1 -lvl 4 -x 2250 -y 3900 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 3930 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 4050 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 4090 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x 0 -y 4250 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 4290 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 4310 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x 0 -y 4330 -defaultsOSRD
preplace portBus tx_axis_tdata2 -pg 1 -lvl 0 -x 0 -y 4350 -defaultsOSRD
preplace portBus tx_axis_tdata3 -pg 1 -lvl 0 -x 0 -y 4370 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x 0 -y 4630 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x 0 -y 4650 -defaultsOSRD
preplace portBus tx_axis_tuser_mty2 -pg 1 -lvl 0 -x 0 -y 4670 -defaultsOSRD
preplace portBus tx_axis_tuser_mty3 -pg 1 -lvl 0 -x 0 -y 4690 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 4910 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x 0 -y 5010 -defaultsOSRD
preplace inst util_ds_buf_mbufg_rx_1 -pg 1 -lvl 3 -x 1970 -y 3670 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 940 -y 1520 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -x 200 -y 1240 -defaultsOSRD
preplace inst gt_quad_base_0 -pg 1 -lvl 3 -x 1970 -y 1880 -defaultsOSRD
preplace inst bufg_gt_odiv2 -pg 1 -lvl 3 -x 1970 -y 2670 -defaultsOSRD
preplace inst util_ds_buf_mbufg_tx_0 -pg 1 -lvl 2 -x 940 -y 1770 -defaultsOSRD
preplace inst util_ds_buf_mbufg_tx_1 -pg 1 -lvl 3 -x 1970 -y 3010 -defaultsOSRD
preplace inst gt_quad_base_1 -pg 1 -lvl 2 -x 940 -y 750 -defaultsOSRD
preplace inst util_ds_buf_mbufg_rx_0 -pg 1 -lvl 2 -x 940 -y 2040 -defaultsOSRD
preplace inst dcmac_0 -pg 1 -lvl 2 -x 940 -y 4620 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 200 -y 2270 -defaultsOSRD
preplace netloc apb3clk_quad_1 1 0 3 NJ 1150 400 1450 1720J
preplace netloc bufg_gt_odiv2_usrclk 1 3 1 NJ 2670
preplace netloc ch0_loopback_0_1 1 0 3 NJ 40 NJ 40 1760
preplace netloc ch0_loopback_1_1 1 0 2 NJ 250 500
preplace netloc ch0_rxcdrhold_0_1 1 0 3 NJ 60 500J 50 1730
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 2 NJ 5690 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 2 NJ 5730 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 2 NJ 5770 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 2 NJ 5810 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_4 1 2 2 NJ 5850 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_5 1 2 2 NJ 5890 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_6 1 2 2 NJ 5930 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_7 1 2 2 NJ 5970 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 2 NJ 5670 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 2 NJ 5710 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 2 NJ 5750 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 2 NJ 5790 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_4 1 2 2 NJ 5830 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_5 1 2 2 NJ 5870 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_6 1 2 2 NJ 5910 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_7 1 2 2 NJ 5950 NJ
preplace netloc dcmac_0_iloreset_out_0 1 2 1 1560 2200n
preplace netloc dcmac_0_iloreset_out_1 1 2 1 1590 2220n
preplace netloc dcmac_0_iloreset_out_2 1 2 1 1620 2240n
preplace netloc dcmac_0_iloreset_out_3 1 2 1 1640 2260n
preplace netloc dcmac_0_iloreset_out_4 1 1 2 480 2320 1270
preplace netloc dcmac_0_iloreset_out_5 1 1 2 470 2330 1280
preplace netloc dcmac_0_iloreset_out_6 1 1 2 460 2340 1290
preplace netloc dcmac_0_iloreset_out_7 1 1 2 440 2350 1300
preplace netloc dcmac_0_pllreset_out_0 1 2 1 1610 2000n
preplace netloc dcmac_0_pllreset_out_1 1 1 2 420 2360 1310
preplace netloc dcmac_0_rx_axis_tdata0 1 2 2 1450J 3140 2160J
preplace netloc dcmac_0_rx_axis_tdata1 1 2 2 1420J 3150 2210J
preplace netloc dcmac_0_rx_axis_tdata2 1 2 2 1400J 3160 2230J
preplace netloc dcmac_0_rx_axis_tdata3 1 2 2 NJ 3170 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 2 NJ 3190 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 2 NJ 3210 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena2 1 2 2 NJ 3230 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena3 1 2 2 NJ 3250 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 2 NJ 3270 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 2 NJ 3290 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop2 1 2 2 NJ 3310 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop3 1 2 2 NJ 3330 NJ
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 2 NJ 3350 NJ
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 2 NJ 3370 NJ
preplace netloc dcmac_0_rx_axis_tuser_err2 1 2 2 NJ 3390 NJ
preplace netloc dcmac_0_rx_axis_tuser_err3 1 2 2 NJ 3410 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 2 NJ 3430 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 2 NJ 3450 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty2 1 2 2 NJ 3470 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty3 1 2 2 NJ 3490 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 2 NJ 3510 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 2 1600J 3520 2230J
preplace netloc dcmac_0_rx_axis_tuser_sop2 1 2 2 1630J 3530 2220J
preplace netloc dcmac_0_rx_axis_tuser_sop3 1 2 2 1700J 3540 2170J
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 2 1720J 3550 2160J
preplace netloc dcmac_0_rx_axis_tvalid_1 1 2 2 1430J 3790 2160J
preplace netloc dcmac_0_rx_clr_out_0 1 1 2 650 2190 1350
preplace netloc dcmac_0_rx_clr_out_4 1 2 1 1770 3670n
preplace netloc dcmac_0_rx_clrb_leaf_out_0 1 1 2 590 2250 1320
preplace netloc dcmac_0_rx_clrb_leaf_out_4 1 2 1 1780 3730n
preplace netloc dcmac_0_rx_lane_aligner_fill 1 2 2 1420J 3800 2190J
preplace netloc dcmac_0_rx_lane_aligner_fill_start 1 2 2 1410J 3810 2230J
preplace netloc dcmac_0_rx_lane_aligner_fill_valid 1 2 2 1400J 3820 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_data 1 2 2 1390J 3840 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_start 1 2 2 1380J 3860 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_valid 1 2 2 1370J 3880 NJ
preplace netloc dcmac_0_rx_port_pm_rdy 1 2 2 1360J 3900 NJ
preplace netloc dcmac_0_tx_axis_tready_0 1 2 2 NJ 5250 NJ
preplace netloc dcmac_0_tx_axis_tready_1 1 2 2 NJ 5270 NJ
preplace netloc dcmac_0_tx_clr_out_0 1 1 2 640 2200 1230
preplace netloc dcmac_0_tx_clr_out_4 1 2 1 1730 3010n
preplace netloc dcmac_0_tx_clrb_leaf_out_0 1 1 2 630 2210 1340
preplace netloc dcmac_0_tx_clrb_leaf_out_4 1 2 1 1750 3070n
preplace netloc gt_quad_base_1_ch0_iloresetdone 1 1 2 400 1600 1320
preplace netloc gt_quad_base_1_ch0_rxoutclk 1 2 1 1580 910n
preplace netloc gt_quad_base_1_ch0_txoutclk 1 2 1 1650 830n
preplace netloc gt_quad_base_1_ch1_iloresetdone 1 1 2 430 1610 1270
preplace netloc gt_quad_base_1_ch2_iloresetdone 1 1 2 450 1620 1260
preplace netloc gt_quad_base_1_ch3_iloresetdone 1 1 2 510 1630 1250
preplace netloc gt_quad_base_1_gtpowergood 1 2 2 NJ 650 NJ
preplace netloc gt_quad_base_1_hsclk0_lcplllock 1 1 2 410 2370 1410
preplace netloc gt_quad_base_ch0_iloresetdone 1 1 3 520 1890 1630J 2820 2210
preplace netloc gt_quad_base_ch0_rxoutclk 1 1 3 690 1650 1670J 2790 2160
preplace netloc gt_quad_base_ch0_txoutclk 1 1 3 680 1640 1680J 2780 2170
preplace netloc gt_quad_base_ch1_iloresetdone 1 1 3 530 1900 1600J 2830 2200
preplace netloc gt_quad_base_ch2_iloresetdone 1 1 3 540 1910 1570J 2840 2190
preplace netloc gt_quad_base_ch3_iloresetdone 1 1 3 550 1920 1260J 2850 2180
preplace netloc gt_quad_base_gtpowergood 1 3 1 NJ 1780
preplace netloc gt_quad_base_hsclk0_lcplllock 1 1 3 690 2160 1520J 2880 2220
preplace netloc gt_reset_all_in_1 1 0 2 NJ 5070 NJ
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 5110 380
preplace netloc gt_reset_rx_datapath_in_4_1 1 0 2 NJ 5270 380
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 5090 390
preplace netloc gt_reset_tx_datapath_in_4_1 1 0 2 NJ 5250 390
preplace netloc gt_rxcdrhold_1 1 0 2 NJ 730 510
preplace netloc gt_txmaincursor_1 1 0 3 NJ 270 510 10 1780
preplace netloc gt_txpostcursor_1 1 0 3 NJ 290 490 20 1770
preplace netloc gt_txprecursor_1 1 0 3 NJ 310 550 30 1740
preplace netloc gtpowergood_in_1 1 0 2 NJ 5050 NJ
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 3930 NJ
preplace netloc rx_axi_clk_1 1 0 2 NJ 3950 NJ
preplace netloc rx_core_clk_1 1 0 2 NJ 4010 NJ
preplace netloc rx_flexif_clk_1 1 0 2 NJ 4050 NJ
preplace netloc rx_macif_clk_1 1 0 2 NJ 4070 NJ
preplace netloc rx_serdes_clk_1 1 0 2 NJ 4090 NJ
preplace netloc s_axi_aclk_1 1 0 2 NJ 3810 NJ
preplace netloc s_axi_aresetn_1 1 0 3 NJ 1170 380 1590 1700J
preplace netloc ts_clk_1 1 0 2 NJ 4250 NJ
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 4290 NJ
preplace netloc tx_axi_clk_1 1 0 2 NJ 4830 NJ
preplace netloc tx_axis_tdata0_1 1 0 2 NJ 4310 NJ
preplace netloc tx_axis_tdata1_1 1 0 2 NJ 4330 NJ
preplace netloc tx_axis_tdata2_1 1 0 2 NJ 4350 NJ
preplace netloc tx_axis_tdata3_1 1 0 2 NJ 4370 NJ
preplace netloc tx_axis_tuser_ena0_1 1 0 2 NJ 4390 NJ
preplace netloc tx_axis_tuser_ena1_1 1 0 2 NJ 4410 NJ
preplace netloc tx_axis_tuser_ena2_1 1 0 2 NJ 4430 NJ
preplace netloc tx_axis_tuser_ena3_1 1 0 2 NJ 4450 NJ
preplace netloc tx_axis_tuser_eop0_1 1 0 2 NJ 4470 NJ
preplace netloc tx_axis_tuser_eop1_1 1 0 2 NJ 4490 NJ
preplace netloc tx_axis_tuser_eop2_1 1 0 2 NJ 4510 NJ
preplace netloc tx_axis_tuser_eop3_1 1 0 2 NJ 4530 NJ
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 4550 NJ
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 4570 NJ
preplace netloc tx_axis_tuser_err2_1 1 0 2 NJ 4590 NJ
preplace netloc tx_axis_tuser_err3_1 1 0 2 NJ 4610 NJ
preplace netloc tx_axis_tuser_mty0_1 1 0 2 NJ 4630 NJ
preplace netloc tx_axis_tuser_mty1_1 1 0 2 NJ 4650 NJ
preplace netloc tx_axis_tuser_mty2_1 1 0 2 NJ 4670 NJ
preplace netloc tx_axis_tuser_mty3_1 1 0 2 NJ 4690 NJ
preplace netloc tx_axis_tuser_sop0_1 1 0 2 NJ 4710 NJ
preplace netloc tx_axis_tuser_sop1_1 1 0 2 NJ 4730 NJ
preplace netloc tx_axis_tuser_sop2_1 1 0 2 NJ 4750 NJ
preplace netloc tx_axis_tuser_sop3_1 1 0 2 NJ 4770 NJ
preplace netloc tx_axis_tvalid_0_1 1 0 2 NJ 4790 NJ
preplace netloc tx_axis_tvalid_1_1 1 0 2 NJ 4810 NJ
preplace netloc tx_core_clk_1 1 0 2 NJ 4870 NJ
preplace netloc tx_flexif_clk_1 1 0 2 NJ 4910 NJ
preplace netloc tx_macif_clk_1 1 0 2 NJ 4930 NJ
preplace netloc tx_serdes_clk_1 1 0 2 NJ 5010 NJ
preplace netloc util_ds_buf_0_IBUFDS_GTME5_O 1 2 1 1710 1510n
preplace netloc util_ds_buf_0_IBUFDS_GTME5_ODIV2 1 2 1 1690J 1530n
preplace netloc util_ds_buf_1_IBUFDS_GTME5_O 1 1 1 NJ 1230
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 2 1550J 2860 2230J
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 2 1540 2870 NJ
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O1 1 3 1 NJ 3640
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O2 1 1 3 570 2280 1470J 3130 2190
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 2 1660J 2800 NJ
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 2 1250 2810 2230J
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O1 1 3 1 NJ 2980
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O2 1 1 3 580 2260 1500J 2890 2160
preplace netloc xlconstant_0_dout 1 1 2 390 2270 1440
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 1510 NJ
preplace netloc CLK_IN_D_1_1 1 0 1 NJ 1230
preplace netloc dcmac_0_gtm_rx_serdes_interface_0 1 2 1 1480 1840n
preplace netloc dcmac_0_gtm_rx_serdes_interface_1 1 2 1 1490 1880n
preplace netloc dcmac_0_gtm_rx_serdes_interface_2 1 2 1 1510 1920n
preplace netloc dcmac_0_gtm_rx_serdes_interface_3 1 2 1 1530 1960n
preplace netloc dcmac_0_gtm_rx_serdes_interface_4 1 1 2 670 2170 1220
preplace netloc dcmac_0_gtm_rx_serdes_interface_5 1 1 2 660 2180 1400
preplace netloc dcmac_0_gtm_rx_serdes_interface_6 1 1 2 600 2240 1330
preplace netloc dcmac_0_gtm_rx_serdes_interface_7 1 1 2 490 2310 1210
preplace netloc dcmac_0_gtm_tx_serdes_interface_0 1 2 1 1420 1520n
preplace netloc dcmac_0_gtm_tx_serdes_interface_1 1 2 1 1430 1600n
preplace netloc dcmac_0_gtm_tx_serdes_interface_2 1 2 1 1450 1680n
preplace netloc dcmac_0_gtm_tx_serdes_interface_3 1 2 1 1460 1760n
preplace netloc dcmac_0_gtm_tx_serdes_interface_4 1 1 2 620 2220 1200
preplace netloc dcmac_0_gtm_tx_serdes_interface_5 1 1 2 610 2230 1360
preplace netloc dcmac_0_gtm_tx_serdes_interface_6 1 1 2 560 2290 1190
preplace netloc dcmac_0_gtm_tx_serdes_interface_7 1 1 2 500 2300 1240
preplace netloc gt_quad_base_1_GT_NORTHIN_SOUTHOUT 1 2 1 1750 530n
preplace netloc gt_quad_base_1_GT_Serial 1 2 2 NJ 550 NJ
preplace netloc gt_quad_base_GT_Serial 1 3 1 NJ 1680
preplace netloc s_axi_1 1 0 2 NJ 3650 NJ
levelinfo -pg 1 0 200 940 1970 2250
pagesize -pg 1 -db -bbox -sgen -230 0 2500 6860
"
}
0
