{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 20:36:48 2015 " "Info: Processing started: Mon Jun 22 20:36:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SolucionerOperator -c SolucionerOperator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SolucionerOperator -c SolucionerOperator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "count_adder:MovX\|CARRY_OUT " "Info: Detected ripple clock \"count_adder:MovX\|CARRY_OUT\" as buffer" {  } { { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_adder:MovX\|CARRY_OUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb " "Info: Detected gated clock \"comb\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count_adder:MovY\|BCD\[0\] register count_adder:MovY\|BCD\[2\] 327.33 MHz 3.055 ns Internal " "Info: Clock \"clk\" has Internal fmax of 327.33 MHz between source register \"count_adder:MovY\|BCD\[0\]\" and destination register \"count_adder:MovY\|BCD\[2\]\" (period= 3.055 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.303 ns + Longest register register " "Info: + Longest register to register delay is 2.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_adder:MovY\|BCD\[0\] 1 REG LCFF_X23_Y25_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N1; Fanout = 4; REG Node = 'count_adder:MovY\|BCD\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_adder:MovY|BCD[0] } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.322 ns) 0.921 ns count_adder:MovY\|BCD\[0\]~0 2 COMB LCCOMB_X23_Y25_N12 3 " "Info: 2: + IC(0.599 ns) + CELL(0.322 ns) = 0.921 ns; Loc. = LCCOMB_X23_Y25_N12; Fanout = 3; COMB Node = 'count_adder:MovY\|BCD\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { count_adder:MovY|BCD[0] count_adder:MovY|BCD[0]~0 } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 1.416 ns count_adder:MovY\|BCD\[0\]~4 3 COMB LCCOMB_X23_Y25_N10 3 " "Info: 3: + IC(0.317 ns) + CELL(0.178 ns) = 1.416 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 3; COMB Node = 'count_adder:MovY\|BCD\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { count_adder:MovY|BCD[0]~0 count_adder:MovY|BCD[0]~4 } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.449 ns) 2.207 ns count_adder:MovY\|Add0~8 4 COMB LCCOMB_X23_Y25_N28 1 " "Info: 4: + IC(0.342 ns) + CELL(0.449 ns) = 2.207 ns; Loc. = LCCOMB_X23_Y25_N28; Fanout = 1; COMB Node = 'count_adder:MovY\|Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { count_adder:MovY|BCD[0]~4 count_adder:MovY|Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.303 ns count_adder:MovY\|BCD\[2\] 5 REG LCFF_X23_Y25_N29 4 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.303 ns; Loc. = LCFF_X23_Y25_N29; Fanout = 4; REG Node = 'count_adder:MovY\|BCD\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count_adder:MovY|Add0~8 count_adder:MovY|BCD[2] } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 45.38 % ) " "Info: Total cell delay = 1.045 ns ( 45.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.258 ns ( 54.62 % ) " "Info: Total interconnect delay = 1.258 ns ( 54.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { count_adder:MovY|BCD[0] count_adder:MovY|BCD[0]~0 count_adder:MovY|BCD[0]~4 count_adder:MovY|Add0~8 count_adder:MovY|BCD[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.303 ns" { count_adder:MovY|BCD[0] {} count_adder:MovY|BCD[0]~0 {} count_adder:MovY|BCD[0]~4 {} count_adder:MovY|Add0~8 {} count_adder:MovY|BCD[2] {} } { 0.000ns 0.599ns 0.317ns 0.342ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.449ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.513 ns - Smallest " "Info: - Smallest clock skew is -0.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.640 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.278 ns) 3.664 ns comb 2 COMB LCCOMB_X16_Y25_N20 1 " "Info: 2: + IC(2.360 ns) + CELL(0.278 ns) = 3.664 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk comb } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.000 ns) 5.049 ns comb~clkctrl 3 COMB CLKCTRL_G11 5 " "Info: 3: + IC(1.385 ns) + CELL(0.000 ns) = 5.049 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { comb comb~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 6.640 ns count_adder:MovY\|BCD\[2\] 4 REG LCFF_X23_Y25_N29 4 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 6.640 ns; Loc. = LCFF_X23_Y25_N29; Fanout = 4; REG Node = 'count_adder:MovY\|BCD\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { comb~clkctrl count_adder:MovY|BCD[2] } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.906 ns ( 28.70 % ) " "Info: Total cell delay = 1.906 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.734 ns ( 71.30 % ) " "Info: Total interconnect delay = 4.734 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { clk comb comb~clkctrl count_adder:MovY|BCD[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { clk {} clk~combout {} comb {} comb~clkctrl {} count_adder:MovY|BCD[2] {} } { 0.000ns 0.000ns 2.360ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.278ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.153 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.879 ns) 3.620 ns count_adder:MovX\|CARRY_OUT 2 REG LCFF_X16_Y25_N13 5 " "Info: 2: + IC(1.715 ns) + CELL(0.879 ns) = 3.620 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { clk count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.178 ns) 4.177 ns comb 3 COMB LCCOMB_X16_Y25_N20 1 " "Info: 3: + IC(0.379 ns) + CELL(0.178 ns) = 4.177 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { count_adder:MovX|CARRY_OUT comb } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.000 ns) 5.562 ns comb~clkctrl 4 COMB CLKCTRL_G11 5 " "Info: 4: + IC(1.385 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { comb comb~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 7.153 ns count_adder:MovY\|BCD\[0\] 5 REG LCFF_X23_Y25_N1 4 " "Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 7.153 ns; Loc. = LCFF_X23_Y25_N1; Fanout = 4; REG Node = 'count_adder:MovY\|BCD\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { comb~clkctrl count_adder:MovY|BCD[0] } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 37.54 % ) " "Info: Total cell delay = 2.685 ns ( 37.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 62.46 % ) " "Info: Total interconnect delay = 4.468 ns ( 62.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|BCD[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|BCD[0] {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { clk comb comb~clkctrl count_adder:MovY|BCD[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { clk {} clk~combout {} comb {} comb~clkctrl {} count_adder:MovY|BCD[2] {} } { 0.000ns 0.000ns 2.360ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.278ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|BCD[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|BCD[0] {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { count_adder:MovY|BCD[0] count_adder:MovY|BCD[0]~0 count_adder:MovY|BCD[0]~4 count_adder:MovY|Add0~8 count_adder:MovY|BCD[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.303 ns" { count_adder:MovY|BCD[0] {} count_adder:MovY|BCD[0]~0 {} count_adder:MovY|BCD[0]~4 {} count_adder:MovY|Add0~8 {} count_adder:MovY|BCD[2] {} } { 0.000ns 0.599ns 0.317ns 0.342ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.449ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { clk comb comb~clkctrl count_adder:MovY|BCD[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { clk {} clk~combout {} comb {} comb~clkctrl {} count_adder:MovY|BCD[2] {} } { 0.000ns 0.000ns 2.360ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.278ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|BCD[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|BCD[0] {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "count_adder:MovX\|CARRY_OUT count_adder:MovY\|CARRY_OUT clk 1.716 ns " "Info: Found hold time violation between source  pin or register \"count_adder:MovX\|CARRY_OUT\" and destination pin or register \"count_adder:MovY\|CARRY_OUT\" for clock \"clk\" (Hold time is 1.716 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.810 ns + Largest " "Info: + Largest clock skew is 3.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.153 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.879 ns) 3.620 ns count_adder:MovX\|CARRY_OUT 2 REG LCFF_X16_Y25_N13 5 " "Info: 2: + IC(1.715 ns) + CELL(0.879 ns) = 3.620 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { clk count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.178 ns) 4.177 ns comb 3 COMB LCCOMB_X16_Y25_N20 1 " "Info: 3: + IC(0.379 ns) + CELL(0.178 ns) = 4.177 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { count_adder:MovX|CARRY_OUT comb } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.000 ns) 5.562 ns comb~clkctrl 4 COMB CLKCTRL_G11 5 " "Info: 4: + IC(1.385 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { comb comb~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 7.153 ns count_adder:MovY\|CARRY_OUT 5 REG LCFF_X23_Y25_N25 3 " "Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 7.153 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'count_adder:MovY\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { comb~clkctrl count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 37.54 % ) " "Info: Total cell delay = 2.685 ns ( 37.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 62.46 % ) " "Info: Total interconnect delay = 4.468 ns ( 62.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|CARRY_OUT {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.343 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.602 ns) 3.343 ns count_adder:MovX\|CARRY_OUT 2 REG LCFF_X16_Y25_N13 5 " "Info: 2: + IC(1.715 ns) + CELL(0.602 ns) = 3.343 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { clk count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 48.70 % ) " "Info: Total cell delay = 1.628 ns ( 48.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.715 ns ( 51.30 % ) " "Info: Total interconnect delay = 1.715 ns ( 51.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { clk count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} } { 0.000ns 0.000ns 1.715ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|CARRY_OUT {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { clk count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} } { 0.000ns 0.000ns 1.715ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.103 ns - Shortest register register " "Info: - Shortest register to register delay is 2.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_adder:MovX\|CARRY_OUT 1 REG LCFF_X16_Y25_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.545 ns) 2.007 ns count_adder:MovY\|CARRY_OUT~1 2 COMB LCCOMB_X23_Y25_N24 1 " "Info: 2: + IC(1.462 ns) + CELL(0.545 ns) = 2.007 ns; Loc. = LCCOMB_X23_Y25_N24; Fanout = 1; COMB Node = 'count_adder:MovY\|CARRY_OUT~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { count_adder:MovX|CARRY_OUT count_adder:MovY|CARRY_OUT~1 } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.103 ns count_adder:MovY\|CARRY_OUT 3 REG LCFF_X23_Y25_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.103 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'count_adder:MovY\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count_adder:MovY|CARRY_OUT~1 count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.641 ns ( 30.48 % ) " "Info: Total cell delay = 0.641 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 69.52 % ) " "Info: Total interconnect delay = 1.462 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { count_adder:MovX|CARRY_OUT count_adder:MovY|CARRY_OUT~1 count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.103 ns" { count_adder:MovX|CARRY_OUT {} count_adder:MovY|CARRY_OUT~1 {} count_adder:MovY|CARRY_OUT {} } { 0.000ns 1.462ns 0.000ns } { 0.000ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|CARRY_OUT {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { clk count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} } { 0.000ns 0.000ns 1.715ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { count_adder:MovX|CARRY_OUT count_adder:MovY|CARRY_OUT~1 count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.103 ns" { count_adder:MovX|CARRY_OUT {} count_adder:MovY|CARRY_OUT~1 {} count_adder:MovY|CARRY_OUT {} } { 0.000ns 1.462ns 0.000ns } { 0.000ns 0.545ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count_adder:MovX\|BCD\[3\] clear clk 6.542 ns register " "Info: tsu for register \"count_adder:MovX\|BCD\[3\]\" (data pin = \"clear\", clock pin = \"clk\") is 6.542 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.434 ns + Longest pin register " "Info: + Longest pin to register delay is 9.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clear 1 PIN PIN_F2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F2; Fanout = 8; PIN Node = 'clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.343 ns) + CELL(0.322 ns) 7.539 ns count_adder:MovX\|BCD~1 2 COMB LCCOMB_X23_Y25_N26 8 " "Info: 2: + IC(6.343 ns) + CELL(0.322 ns) = 7.539 ns; Loc. = LCCOMB_X23_Y25_N26; Fanout = 8; COMB Node = 'count_adder:MovX\|BCD~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { clear count_adder:MovX|BCD~1 } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.178 ns) 8.855 ns count_adder:MovX\|BCD\[0\]~5 3 COMB LCCOMB_X16_Y25_N26 3 " "Info: 3: + IC(1.138 ns) + CELL(0.178 ns) = 8.855 ns; Loc. = LCCOMB_X16_Y25_N26; Fanout = 3; COMB Node = 'count_adder:MovX\|BCD\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { count_adder:MovX|BCD~1 count_adder:MovX|BCD[0]~5 } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 9.338 ns count_adder:MovX\|BCD~6 4 COMB LCCOMB_X16_Y25_N22 1 " "Info: 4: + IC(0.305 ns) + CELL(0.178 ns) = 9.338 ns; Loc. = LCCOMB_X16_Y25_N22; Fanout = 1; COMB Node = 'count_adder:MovX\|BCD~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { count_adder:MovX|BCD[0]~5 count_adder:MovX|BCD~6 } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.434 ns count_adder:MovX\|BCD\[3\] 5 REG LCFF_X16_Y25_N23 6 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 9.434 ns; Loc. = LCFF_X16_Y25_N23; Fanout = 6; REG Node = 'count_adder:MovX\|BCD\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count_adder:MovX|BCD~6 count_adder:MovX|BCD[3] } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.648 ns ( 17.47 % ) " "Info: Total cell delay = 1.648 ns ( 17.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.786 ns ( 82.53 % ) " "Info: Total interconnect delay = 7.786 ns ( 82.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.434 ns" { clear count_adder:MovX|BCD~1 count_adder:MovX|BCD[0]~5 count_adder:MovX|BCD~6 count_adder:MovX|BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.434 ns" { clear {} clear~combout {} count_adder:MovX|BCD~1 {} count_adder:MovX|BCD[0]~5 {} count_adder:MovX|BCD~6 {} count_adder:MovX|BCD[3] {} } { 0.000ns 0.000ns 6.343ns 1.138ns 0.305ns 0.000ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns count_adder:MovX\|BCD\[3\] 3 REG LCFF_X16_Y25_N23 6 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X16_Y25_N23; Fanout = 6; REG Node = 'count_adder:MovX\|BCD\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl count_adder:MovX|BCD[3] } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl count_adder:MovX|BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} count_adder:MovX|BCD[3] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.434 ns" { clear count_adder:MovX|BCD~1 count_adder:MovX|BCD[0]~5 count_adder:MovX|BCD~6 count_adder:MovX|BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.434 ns" { clear {} clear~combout {} count_adder:MovX|BCD~1 {} count_adder:MovX|BCD[0]~5 {} count_adder:MovX|BCD~6 {} count_adder:MovX|BCD[3] {} } { 0.000ns 0.000ns 6.343ns 1.138ns 0.305ns 0.000ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl count_adder:MovX|BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} count_adder:MovX|BCD[3] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Done_solution count_adder:MovY\|CARRY_OUT 15.231 ns register " "Info: tco from clock \"clk\" to destination pin \"Done_solution\" through register \"count_adder:MovY\|CARRY_OUT\" is 15.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.153 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.879 ns) 3.620 ns count_adder:MovX\|CARRY_OUT 2 REG LCFF_X16_Y25_N13 5 " "Info: 2: + IC(1.715 ns) + CELL(0.879 ns) = 3.620 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { clk count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.178 ns) 4.177 ns comb 3 COMB LCCOMB_X16_Y25_N20 1 " "Info: 3: + IC(0.379 ns) + CELL(0.178 ns) = 4.177 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { count_adder:MovX|CARRY_OUT comb } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.000 ns) 5.562 ns comb~clkctrl 4 COMB CLKCTRL_G11 5 " "Info: 4: + IC(1.385 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { comb comb~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 7.153 ns count_adder:MovY\|CARRY_OUT 5 REG LCFF_X23_Y25_N25 3 " "Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 7.153 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'count_adder:MovY\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { comb~clkctrl count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 37.54 % ) " "Info: Total cell delay = 2.685 ns ( 37.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 62.46 % ) " "Info: Total interconnect delay = 4.468 ns ( 62.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|CARRY_OUT {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.801 ns + Longest register pin " "Info: + Longest register to pin delay is 7.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_adder:MovY\|CARRY_OUT 1 REG LCFF_X23_Y25_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'count_adder:MovY\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.178 ns) 2.620 ns Done_solution~0 2 COMB LCCOMB_X7_Y19_N18 1 " "Info: 2: + IC(2.442 ns) + CELL(0.178 ns) = 2.620 ns; Loc. = LCCOMB_X7_Y19_N18; Fanout = 1; COMB Node = 'Done_solution~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { count_adder:MovY|CARRY_OUT Done_solution~0 } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(2.986 ns) 7.801 ns Done_solution 3 PIN PIN_T11 0 " "Info: 3: + IC(2.195 ns) + CELL(2.986 ns) = 7.801 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'Done_solution'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { Done_solution~0 Done_solution } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.164 ns ( 40.56 % ) " "Info: Total cell delay = 3.164 ns ( 40.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.637 ns ( 59.44 % ) " "Info: Total interconnect delay = 4.637 ns ( 59.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.801 ns" { count_adder:MovY|CARRY_OUT Done_solution~0 Done_solution } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.801 ns" { count_adder:MovY|CARRY_OUT {} Done_solution~0 {} Done_solution {} } { 0.000ns 2.442ns 2.195ns } { 0.000ns 0.178ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|CARRY_OUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|CARRY_OUT {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.801 ns" { count_adder:MovY|CARRY_OUT Done_solution~0 Done_solution } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.801 ns" { count_adder:MovY|CARRY_OUT {} Done_solution~0 {} Done_solution {} } { 0.000ns 2.442ns 2.195ns } { 0.000ns 0.178ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sign_position Done_solution 13.013 ns Longest " "Info: Longest tpd from source pin \"sign_position\" to destination pin \"Done_solution\" is 13.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns sign_position 1 PIN PIN_A15 22 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 22; PIN Node = 'sign_position'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sign_position } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.647 ns) + CELL(0.322 ns) 7.832 ns Done_solution~0 2 COMB LCCOMB_X7_Y19_N18 1 " "Info: 2: + IC(6.647 ns) + CELL(0.322 ns) = 7.832 ns; Loc. = LCCOMB_X7_Y19_N18; Fanout = 1; COMB Node = 'Done_solution~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { sign_position Done_solution~0 } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(2.986 ns) 13.013 ns Done_solution 3 PIN PIN_T11 0 " "Info: 3: + IC(2.195 ns) + CELL(2.986 ns) = 13.013 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'Done_solution'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { Done_solution~0 Done_solution } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.171 ns ( 32.05 % ) " "Info: Total cell delay = 4.171 ns ( 32.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.842 ns ( 67.95 % ) " "Info: Total interconnect delay = 8.842 ns ( 67.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.013 ns" { sign_position Done_solution~0 Done_solution } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.013 ns" { sign_position {} sign_position~combout {} Done_solution~0 {} Done_solution {} } { 0.000ns 0.000ns 6.647ns 2.195ns } { 0.000ns 0.863ns 0.322ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count_adder:MovY\|BCD\[3\] sign_position clk -0.266 ns register " "Info: th for register \"count_adder:MovY\|BCD\[3\]\" (data pin = \"sign_position\", clock pin = \"clk\") is -0.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.153 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.879 ns) 3.620 ns count_adder:MovX\|CARRY_OUT 2 REG LCFF_X16_Y25_N13 5 " "Info: 2: + IC(1.715 ns) + CELL(0.879 ns) = 3.620 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX\|CARRY_OUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { clk count_adder:MovX|CARRY_OUT } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.178 ns) 4.177 ns comb 3 COMB LCCOMB_X16_Y25_N20 1 " "Info: 3: + IC(0.379 ns) + CELL(0.178 ns) = 4.177 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { count_adder:MovX|CARRY_OUT comb } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.000 ns) 5.562 ns comb~clkctrl 4 COMB CLKCTRL_G11 5 " "Info: 4: + IC(1.385 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { comb comb~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 7.153 ns count_adder:MovY\|BCD\[3\] 5 REG LCFF_X23_Y25_N23 6 " "Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 7.153 ns; Loc. = LCFF_X23_Y25_N23; Fanout = 6; REG Node = 'count_adder:MovY\|BCD\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { comb~clkctrl count_adder:MovY|BCD[3] } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 37.54 % ) " "Info: Total cell delay = 2.685 ns ( 37.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 62.46 % ) " "Info: Total interconnect delay = 4.468 ns ( 62.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|BCD[3] {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.705 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns sign_position 1 PIN PIN_A15 22 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 22; PIN Node = 'sign_position'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sign_position } "NODE_NAME" } } { "SolucionerOperator.vhd" "" { Text "F:/MC/SolutionerOperator/SolucionerOperator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.201 ns) + CELL(0.545 ns) 7.609 ns count_adder:MovY\|BCD~5 2 COMB LCCOMB_X23_Y25_N22 1 " "Info: 2: + IC(6.201 ns) + CELL(0.545 ns) = 7.609 ns; Loc. = LCCOMB_X23_Y25_N22; Fanout = 1; COMB Node = 'count_adder:MovY\|BCD~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.746 ns" { sign_position count_adder:MovY|BCD~5 } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.705 ns count_adder:MovY\|BCD\[3\] 3 REG LCFF_X23_Y25_N23 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.705 ns; Loc. = LCFF_X23_Y25_N23; Fanout = 6; REG Node = 'count_adder:MovY\|BCD\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count_adder:MovY|BCD~5 count_adder:MovY|BCD[3] } "NODE_NAME" } } { "count_adder.vhd" "" { Text "F:/MC/SolutionerOperator/count_adder.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 19.52 % ) " "Info: Total cell delay = 1.504 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.201 ns ( 80.48 % ) " "Info: Total interconnect delay = 6.201 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.705 ns" { sign_position count_adder:MovY|BCD~5 count_adder:MovY|BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.705 ns" { sign_position {} sign_position~combout {} count_adder:MovY|BCD~5 {} count_adder:MovY|BCD[3] {} } { 0.000ns 0.000ns 6.201ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { clk count_adder:MovX|CARRY_OUT comb comb~clkctrl count_adder:MovY|BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { clk {} clk~combout {} count_adder:MovX|CARRY_OUT {} comb {} comb~clkctrl {} count_adder:MovY|BCD[3] {} } { 0.000ns 0.000ns 1.715ns 0.379ns 1.385ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.705 ns" { sign_position count_adder:MovY|BCD~5 count_adder:MovY|BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.705 ns" { sign_position {} sign_position~combout {} count_adder:MovY|BCD~5 {} count_adder:MovY|BCD[3] {} } { 0.000ns 0.000ns 6.201ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 20:36:50 2015 " "Info: Processing ended: Mon Jun 22 20:36:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
