Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 20 18:27:17 2022
| Host         : DESKTOP-16RNICG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab7_timing_summary_routed.rpt -pb lab7_timing_summary_routed.pb -rpx lab7_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   6           
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: R_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: R_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.932        0.000                      0                  855        0.166        0.000                      0                  855        3.750        0.000                       0                   466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.932        0.000                      0                  855        0.166        0.000                      0                  855        3.750        0.000                       0                   466  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.565ns (29.837%)  route 6.032ns (70.163%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.638    13.760    uart/tx_bits_remaining
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.496    14.867    uart/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[0]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.413    14.692    uart/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.565ns (29.837%)  route 6.032ns (70.163%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.638    13.760    uart/tx_bits_remaining
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.496    14.867    uart/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[1]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.413    14.692    uart/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.565ns (29.837%)  route 6.032ns (70.163%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.638    13.760    uart/tx_bits_remaining
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.496    14.867    uart/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[2]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.413    14.692    uart/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.565ns (29.837%)  route 6.032ns (70.163%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.638    13.760    uart/tx_bits_remaining
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.496    14.867    uart/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[3]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.413    14.692    uart/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.565ns (29.837%)  route 6.032ns (70.163%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.638    13.760    uart/tx_bits_remaining
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.496    14.867    uart/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[4]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.413    14.692    uart/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.565ns (29.837%)  route 6.032ns (70.163%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.638    13.760    uart/tx_bits_remaining
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.496    14.867    uart/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[5]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.413    14.692    uart/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.565ns (29.837%)  route 6.032ns (70.163%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.638    13.760    uart/tx_bits_remaining
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.496    14.867    uart/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  uart/tx_data_reg[6]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.413    14.692    uart/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 2.565ns (30.185%)  route 5.933ns (69.815%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.538    13.661    uart/tx_bits_remaining
    SLICE_X5Y83          FDRE                                         r  uart/tx_bits_remaining_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.497    14.868    uart/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  uart/tx_bits_remaining_reg[0]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y83          FDRE (Setup_fdre_C_CE)      -0.413    14.679    uart/tx_bits_remaining_reg[0]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 2.565ns (30.185%)  route 5.933ns (69.815%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.538    13.661    uart/tx_bits_remaining
    SLICE_X5Y83          FDRE                                         r  uart/tx_bits_remaining_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.497    14.868    uart/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  uart/tx_bits_remaining_reg[1]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y83          FDRE (Setup_fdre_C_CE)      -0.413    14.679    uart/tx_bits_remaining_reg[1]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 2.565ns (30.185%)  route 5.933ns (69.815%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.612     5.163    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  send_counter_reg[0]/Q
                         net (fo=62, routed)          1.026     6.645    uart/send_counter_reg[0]_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124     6.769 r  uart/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.595     7.365    uart/tx_data[3]_i_12_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  uart/tx_data[3]_i_9/O
                         net (fo=1, routed)           0.000     7.489    uart/tx_data[3]_i_9_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.209     7.698 r  uart/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.455     8.152    uart/tx_data_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297     8.449 r  uart/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.000     8.449    uart/tx_data[3]_i_3_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.661 r  uart/tx_data_reg[3]_i_2/O
                         net (fo=2, routed)           0.804     9.465    uart/tx_data_reg[3]_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299     9.764 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.426    10.190    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.118    10.308 r  uart/FSM_sequential_Q[0]_i_2/O
                         net (fo=6, routed)           0.491    10.799    uart/send_counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.326    11.125 r  uart/FSM_sequential_Q[0]_i_1/O
                         net (fo=3, routed)           0.412    11.537    uart/D[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.661 r  uart/tx_countdown[4]_i_2/O
                         net (fo=3, routed)           0.626    12.287    uart/tx_countdown[4]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124    12.411 r  uart/tx_clk_divider[6]_i_6/O
                         net (fo=12, routed)          0.560    12.971    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152    13.123 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.538    13.661    uart/tx_bits_remaining
    SLICE_X5Y83          FDRE                                         r  uart/tx_bits_remaining_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.497    14.868    uart/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  uart/tx_bits_remaining_reg[2]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y83          FDRE (Setup_fdre_C_CE)      -0.413    14.679    uart/tx_bits_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  1.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt_A_reg__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.333%)  route 0.275ns (62.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cnt_A_reg__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_A_reg__1/Q
                         net (fo=10, routed)          0.275     1.902    ram1/RAM_reg_0_15_0_0/A3
    SLICE_X10Y75         RAMS32                                       r  ram1/RAM_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.816     1.974    ram1/RAM_reg_0_15_0_0/WCLK
    SLICE_X10Y75         RAMS32                                       r  ram1/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.478     1.495    
    SLICE_X10Y75         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.735    ram1/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt_A_reg__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0_15_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.333%)  route 0.275ns (62.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cnt_A_reg__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_A_reg__1/Q
                         net (fo=10, routed)          0.275     1.902    ram1/RAM_reg_0_15_1_1/A3
    SLICE_X10Y75         RAMS32                                       r  ram1/RAM_reg_0_15_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.816     1.974    ram1/RAM_reg_0_15_1_1/WCLK
    SLICE_X10Y75         RAMS32                                       r  ram1/RAM_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.478     1.495    
    SLICE_X10Y75         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.735    ram1/RAM_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt_A_reg__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0_15_2_2/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.333%)  route 0.275ns (62.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cnt_A_reg__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_A_reg__1/Q
                         net (fo=10, routed)          0.275     1.902    ram1/RAM_reg_0_15_2_2/A3
    SLICE_X10Y75         RAMS32                                       r  ram1/RAM_reg_0_15_2_2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.816     1.974    ram1/RAM_reg_0_15_2_2/WCLK
    SLICE_X10Y75         RAMS32                                       r  ram1/RAM_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.478     1.495    
    SLICE_X10Y75         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.735    ram1/RAM_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt_A_reg__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0_15_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.333%)  route 0.275ns (62.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cnt_A_reg__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_A_reg__1/Q
                         net (fo=10, routed)          0.275     1.902    ram1/RAM_reg_0_15_3_3/A3
    SLICE_X10Y75         RAMS32                                       r  ram1/RAM_reg_0_15_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.816     1.974    ram1/RAM_reg_0_15_3_3/WCLK
    SLICE_X10Y75         RAMS32                                       r  ram1/RAM_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.478     1.495    
    SLICE_X10Y75         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.735    ram1/RAM_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 C_mat_reg[2][3][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[57][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.553     1.466    clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  C_mat_reg[2][3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  C_mat_reg[2][3][16]/Q
                         net (fo=2, routed)           0.063     1.694    C_mat_reg_n_0_[2][3][16]
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  data[57][0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    data[57][0]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  data_reg[57][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.821     1.979    clk_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  data_reg[57][0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X11Y79         FDRE (Hold_fdre_C_D)         0.091     1.570    data_reg[57][0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0_15_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.414%)  route 0.358ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cnt_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_A_reg[0]/Q
                         net (fo=64, routed)          0.358     1.985    ram1/RAM_reg_0_15_4_4/A0
    SLICE_X10Y76         RAMS32                                       r  ram1/RAM_reg_0_15_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.817     1.975    ram1/RAM_reg_0_15_4_4/WCLK
    SLICE_X10Y76         RAMS32                                       r  ram1/RAM_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.478     1.496    
    SLICE_X10Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.806    ram1/RAM_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0_15_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.414%)  route 0.358ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cnt_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_A_reg[0]/Q
                         net (fo=64, routed)          0.358     1.985    ram1/RAM_reg_0_15_5_5/A0
    SLICE_X10Y76         RAMS32                                       r  ram1/RAM_reg_0_15_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.817     1.975    ram1/RAM_reg_0_15_5_5/WCLK
    SLICE_X10Y76         RAMS32                                       r  ram1/RAM_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.478     1.496    
    SLICE_X10Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.806    ram1/RAM_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0_15_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.414%)  route 0.358ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cnt_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_A_reg[0]/Q
                         net (fo=64, routed)          0.358     1.985    ram1/RAM_reg_0_15_6_6/A0
    SLICE_X10Y76         RAMS32                                       r  ram1/RAM_reg_0_15_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.817     1.975    ram1/RAM_reg_0_15_6_6/WCLK
    SLICE_X10Y76         RAMS32                                       r  ram1/RAM_reg_0_15_6_6/SP/CLK
                         clock pessimism             -0.478     1.496    
    SLICE_X10Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.806    ram1/RAM_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0_15_7_7/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.414%)  route 0.358ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cnt_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_A_reg[0]/Q
                         net (fo=64, routed)          0.358     1.985    ram1/RAM_reg_0_15_7_7/A0
    SLICE_X10Y76         RAMS32                                       r  ram1/RAM_reg_0_15_7_7/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.817     1.975    ram1/RAM_reg_0_15_7_7/WCLK
    SLICE_X10Y76         RAMS32                                       r  ram1/RAM_reg_0_15_7_7/SP/CLK
                         clock pessimism             -0.478     1.496    
    SLICE_X10Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.806    ram1/RAM_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram1/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_1_out/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.366%)  route 0.190ns (53.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.549     1.462    ram1/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  ram1/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  ram1/data_o_reg[1]/Q
                         net (fo=1, routed)           0.190     1.816    data_o[1]
    DSP48_X0Y30          DSP48E1                                      r  p_1_out/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.906     2.064    clk_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  p_1_out/CLK
                         clock pessimism             -0.498     1.566    
    DSP48_X0Y30          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     1.632    p_1_out
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30    ram2/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y73     C_mat_reg[0][0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y71    C_mat_reg[0][0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y72     C_mat_reg[0][0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y80     C_mat_reg[0][0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y80    C_mat_reg[0][0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y80    C_mat_reg[0][0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y80     C_mat_reg[0][0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y80    C_mat_reg[0][0][16]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y76    ram1/RAM_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y76    ram1/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y75    ram1/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y76    ram1/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y76    ram1/RAM_reg_0_15_4_4/SP/CLK



