Scopus
EXPORT DATE: 2 October 2020

@ARTICLE{Osipov2020403,
author={Osipov, D. and Lange, H. and Paul, S.},
title={Energy-efficient CMOS delay line with self-supply modulation for low-power SAR ADCs},
journal={International Journal of Electronics},
year={2020},
volume={107},
number={3},
pages={403-416},
doi={10.1080/00207217.2019.1661024},
note={cited By 0},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85072040879&doi=10.1080%2f00207217.2019.1661024&partnerID=40&md5=1c1cdd845e55c484e8e42b9869320252},
affiliation={Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Bremen, Germany},
abstract={A new digital delay line based on the inverter chain is proposed. The proposed new method of connection of the inverters allows much longer delay times to be achieved for the same number of transistors, the same amount of power to be consumed as for conventional connection of inverters. Simulation results using a 65 nm CMOS design kit from ST Microelectronics are provided. An application example of the proposed delay line is provided for low-power, low-speed successive approximation register (SAR) analogue-to-digital converters (ADC). © 2019, © 2019 Informa UK Limited, trading as Taylor & Francis Group.},
author_keywords={delay element;  Delay line;  successive approximation register (SAR) analog-to-digital converter (ADC)},
keywords={Approximation theory;  CMOS integrated circuits;  Electric delay lines;  Electric inverters;  Energy efficiency;  Microelectronics, Analogue to digital converter (ADC);  Application examples;  Conventional connections;  Delay elements;  Digital delay lines;  St microelectronics;  Successive approximation register;  Successive approximation register analogto-digital converters (ADC), Analog to digital conversion},
funding_details={Deutsche ForschungsgemeinschaftDeutsche Forschungsgemeinschaft, DFG, 389481053},
funding_text 1={This work was supported by the Deutsche Forschungsgemeinschaft [389481053].},
references={Abdulrazzaq, B.I., Abdul Halin, I., Kawahito, S., Sidek, R.M., Shafie, S., Yunus, N.A.M., A review on high-resolution cmos delay lines: To- wards sub-picosecond jitter performance (2016) SpringerPlus, 5 (1), p. 434. , Apr, 12; Chang, S.I., Al-Ashmouny, K., Yoon, E., A 0.5v 20fj/conversion-step rail-to-rail sar adc with programmable time-delayed control units for low-power biomedical application (2011) 2011 proceedings of the esscirc (esscirc), Helsinki, Finland, pp. 339-342. , September, &; Choi, K.C., Kim, S.G., Lee, S.W., Lee, B.C., Choi, W.Y., A 990-muhboxW 1.6-ghz pll based on a novel supply-regulated active-loop-filter vco (2013) IEEE Transactions on Circuits and Systems II: Express Briefs, 60 (6), pp. 311-315. , June; Harpe, P., Cantatore, E., van Roermund, A., A 10b/12b 40 ks/s sar adc with data-driven noise reduction achieving up to 10.1b enob at 2.2 fj/conversion-step (2013) IEEE Journal of Solid-State Circuits, 48 (12), pp. 3011-3018. , Dec; Jovanović, G.S., Stojčev, M.K., Current starved delay element with symmetric load (2006) International Journal of Electronics, 93 (3), pp. 167-175. , Retrieved from; Kim, G., Kim, M.-K., Chang, B.-S., Kim, W., A low-voltage, low-power cmos delay element (1996) IEEE Journal of Solid-State Circuits, 31 (7), pp. 966-971. , July; Liu, C., Chang, S., Huang, G., Lin, Y., A 10-bit 50-ms/s sar adc with a monotonic capacitor switching procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), pp. 731-740. , April; Mahapatra, N.R., Tareen, A., Garimella, S.V., Comparison and analysis of delay elements (2002) The 2002 45th midwest symposium on circuits and systems, 2002. mwscas-2002, 2. , August, &,. Tulsa, Oklahoma, USA; Manjunath, P.V., Baghyalakshmi, H.R., Venkatesha, M.K., A low-power low-voltage cmos thyristor based delay element (2009) 2009 second international conference on emerging trends in engineering technology, Nagpur, India, pp. 135-140. , December, &; Nuyts, P.A.J., Reynaert, P., Dehaene, W., Continuous-time digital design techniques (2014) Continuous-time digital front-ends for multistandard wireless transmission, pp. 125-185. , https://link.springer.com/book/10.1007%2F978-3-319-03925-1#about, Cham: Springer International Publishing, &,. In:, Pieter Nuyts, Patrick Reynaert, Wim Dehaene (eds; Saft, B., Schäfer, E., Jäger, A., Rolapp, A., Hennig, E., An improved low-power cmos thyristor-based micro-to-millisecond delay element (2014) Esscirc 2014–40th European solid state circuits conference (esscirc), Venice Lido, Italy, pp. 123-126. , September, &; Takatori, K., (2009) Delay element, variable delay line, and voltage controlled oscillator, as well as display device and system comprising the same, , June, 18, 20090153214A1,.US Patent: US8384462B2Inventor: Kenichi Takatori Current Assignee: Tianma Japan Ltd; Tang, H., Sun, Z.C., Chew, K.W.R., Siek, L., A 1.33 uw 8.02-enob 100 ks/s successive approximation adc with supply reduction technique for implantable retinal prosthesis (2014) IEEE Transactions on Biomedical Circuits and Systems, 8 (6), pp. 844-856. , Dec; Zhang, J., Cooper, S.R., LaPietra, A.R., Mattern, M.W., Guidash, R.M., Friedman, E.G., A low power thyristor-based cmos programmable delay element (2004) 2004 IEEE International Symposium on Circuits and Systems (IEEE cat. no.04ch37512), 1, pp. 1-769. , May, &,. Vancouver, BC, Canada},
correspondence_address1={Osipov, D.; Institute of Electrodynamics and Microelectronics (ITEM), University of BremenGermany; email: osipov@me.uni-bremen.de},
publisher={Taylor and Francis Ltd.},
issn={00207217},
coden={IJELA},
language={English},
abbrev_source_title={Int. J. Electron.},
document_type={Article},
source={Scopus},
}

@CONFERENCE{Gregorek20191832,
author={Gregorek, D. and Gunzel, D. and Rust, J. and Paul, S. and Velotto, D. and Imber, J. and Tings, B. and Frost, A.},
title={FPGA Prototyping of a High-Resolution TerraSAR-X Image Processor for Iceberg Detection},
journal={Conference Record - Asilomar Conference on Signals, Systems and Computers},
year={2019},
volume={2019-November},
pages={1832-1835},
doi={10.1109/IEEECONF44664.2019.9048985},
art_number={9048985},
note={cited By 0; Conference of 53rd Asilomar Conference on Circuits, Systems and Computers, ACSSC 2019 ; Conference Date: 3 November 2019 Through 6 November 2019;  Conference Code:158954},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85083298351&doi=10.1109%2fIEEECONF44664.2019.9048985&partnerID=40&md5=985228368c4fd8647dcb803afa8b5381},
affiliation={University of Bremen, Communication Electronics Group, Bremen, Germany; German Aerospace Center (DLR), SAR Signal Processing, Bremen, Germany},
abstract={The radar satellite TerraSAR-X monitors the Earth's surface in a near-polar orbit. To provide the maritime community with up-to-date information on the presence and location of icebergs, the high-resolution radar images provided by the satellite are processed automatically by an image processing chain. A cell-averaging constant false alarm rate detector is used for iceberg detection, which has proven its usefulness for terrestrial object detection already. However, data transmission and processing require an impractical amount of time for realtime operation. In the present work, an FPGA-based hardware prototype of the detection algorithm is proposed, which accelerates image processing by a factor of ten compared to a software implementation and shows potential for further speed-up in the future. © 2019 IEEE.},
author_keywords={CFAR;  FPGA;  SAR image processing},
keywords={Computer circuits;  Data handling;  Field programmable gate arrays (FPGA);  Orbits;  Radar imaging;  Satellites;  Sea ice;  Space-based radar, Constant false alarm rate detectors;  Detection algorithm;  Hardware prototype;  High resolution radar images;  Image processing chains;  Maritime community;  Real-time operation;  Software implementation, Object detection},
references={Diemand, D., (2001) Icebergs. [W:] Encyclopedia of Ocean Sciences; Frost, A., Ressel, R., Lehner, S., Automated iceberg detection using high-resolution x-band SAR images (2016) Canadian Journal of Remote Sensing, 42 (4), pp. 354-366; Fritz, T., Eineder, M., Mittermayer, J., Schättler, B., Balzer, W., Buckreuß, S., Werninghaus, R., TerraSAR-X ground segment basic product specification document (2008) Cluster Applied Remote Sensing, TX-GS-DD-3302, pp. 1-103; Scharf, L.L., (1991) Statistical Signal Processing, 98. , Addison-Wesley Reading, MA; Vachon, P.W., Campbell, J., Bjerkelund, C., Dobson, F., Rey, M., Ship detection by the RADARSAT SAR: Validation of detection model predictions (1997) Canadian Journal of Remote Sensing, 23 (1), pp. 48-59; Brusch, S., Lehner, S., Fritz, T., Soccorsi, M., Soloviev, A., Van Schie, B., Ship surveillance with TerraSAR-X (2010) IEEE Transactions on Geoscience and Remote Sensing, 49 (3), pp. 1092-1103; Power, D., Youden, J., Lane, K., Randell, C., Flett, D., Iceberg detection capabilities of radarsat synthetic aperture radar (2001) Canadian Journal of Remote Sensing, 27 (5), pp. 476-486; Gill, R., Operational detection of sea ice edges and icebergs using SAR (2001) Canadian Journal of Remote Sensing, 27 (5), pp. 411-432; Ressel, R., Frost, A., Lehner, S., Navigation assistance for iceinfested waters through automatic iceberg detection and ice classification based on TerraSAR-X imagery. (2015) International Archives of the Photogrammetry, Remote Sensing & Spatial Information Sciences; Cumplido, R., Torres, C., López, S., On the implementation of an efficient FPGA-based CFAR processor for target detection (2004) (ICEEE). 1st International Conference on Electrical and Electronics Engineering, 2004. IEEE, pp. 214-218; Kyovtorov, V., Kabakchiev, H., Kuzmanov, G., Power analysis of parallel CA-CFAR FPGA design (2010) 11-th International Radar Symposium. IEEE, pp. 1-4},
editor={Matthews M.B.},
publisher={IEEE Computer Society},
issn={10586393},
isbn={9781728143002},
coden={CCSCE},
language={English},
abbrev_source_title={Conf. Rec. Asilomar Conf. Signals Syst. Comput.},
document_type={Conference Paper},
source={Scopus},
}

@CONFERENCE{Osipov2019,
author={Osipov, D. and Gusev, A. and Paul, S. and Shumikhin, V.},
title={Two-Step Pipeline SAR ADC with passive Charge Sharing between Cascades},
journal={2019 IEEE Nordic Circuits and Systems Conference, NORCAS 2019: NORCHIP and International Symposium of System-on-Chip, SoC 2019 - Proceedings},
year={2019},
doi={10.1109/NORCHIP.2019.8906898},
art_number={8906898},
note={cited By 1; Conference of 5th IEEE Nordic Circuits and Systems Conference, NORCAS 2019: NORCHIP and International Symposium of System-on-Chip, SoC 2019 ; Conference Date: 29 October 2019 Through 30 October 2019;  Conference Code:155051},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85075991520&doi=10.1109%2fNORCHIP.2019.8906898&partnerID=40&md5=1eafbf78c5a4efea2843572c8aceb295},
affiliation={Institute of Electrodynamics and Microelectronics, ITEM University of Bremen, Bremen, Germany; ASIC Lab, National Research Nuclear University MEPhI, Moscow, Russian Federation},
abstract={A new pipeline SAR ADC architecture without gain between stages is proposed. This architecture can benefit the implementation of high speed SAR ADCs in two ways: first, as a two-stage pipeline, it increases the speed of conversion by a factor of two; second, because of the capacitive DAC split, it avoids the switching of large capacitors for most significant bits definition. The architecture was verified by the design of a 10-bit ADC with a maximum conversion speed of 37 MS/s. The ADC was designed and laid out using the 180 nm CMOS technology of UMC. The simulated ENOB is equal to 8.42 bits, and the power consumption at maximum sampling speed does not exceed 1.01 mW. Moreover, the Walden FoM of the proposed ADC is 79.7 fJ/conv.-step. © 2019 IEEE.},
author_keywords={charge sharing;  high speed;  SAR ADC},
keywords={Programmable logic controllers;  Speed, Capacitive dac;  Charge sharing;  CMOS technology;  Conversion speed;  High Speed;  Most significant bit;  SAR ADC;  Two ways, Pipelines},
funding_details={Deutsche ForschungsgemeinschaftDeutsche Forschungsgemeinschaft, DFG, 18-79-10259, 389481053},
funding_details={Russian Science FoundationRussian Science Foundation, RSF},
funding_details={German-Israeli Foundation for Scientific Research and DevelopmentGerman-Israeli Foundation for Scientific Research and Development, GIF},
funding_text 1={This work was supported by German Research Foundation (DFG), Project number: 389481053, and by Grant No. 18-79-10259 by the Russian Science Foundation},
references={Wang, X., Zhou, X., Li, Q., A high-speed energy-efficient segmented prequantize and bypass dac for sar adcs (2015) IEEE Transactions on Circuits and Systems II: Express Briefs, 62 (8), pp. 756-760. , Aug; Seo, M., Kim, Y., Chung, J., Ryu, S., A 40nm CMOS 12b 200ms/s single-amplifier dual-residue pipelined-sar adc (2019) 2019 Symposium on VLSI Circuits, pp. C72-C73. , June; ElShater, A., Lee, C.Y., Venkatachala, P.K., Muhlestein, J., Leuenberger, S., Sobue, K., Hamashita, K., Moon, U., 3.7 a 10mw 16b 15ms/s two-step sar adc with 95db dr using dual-deadzone ring-amplifier (2019) 2019 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 70-72. , Feb; Wu, C., Yuan, J., A 12-bit, 300-ms/s single-channel pipelined-sar adc with an open-loop mdac (2019) IEEE Journal of Solid-State Circuits, 54 (5), pp. 1446-1454. , May; Lin, C., Lee, T., A 12-bit 210-ms/s 2-times interleaved pipelined-sar adc with a passive residue transfer technique (2016) IEEE Transactions on Circuits and Systems I: Regular Papers, 63 (7), pp. 929-938. , July; Li, Y., Zhang, Z., Chua, D., Lian, Y., Placement for binary-weighted capacitive array in sar adc using multiple weighting methods (2014) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 33 (9), pp. 1277-1287. , Sep; Chen, Z., Miyahara, M., Matsuzawa, A., A 9.35-enob, 14.8 fj/conv.-step fully-passive noise-shaping sar adc (2015) 2015 Symposium on VLSI Circuits (VLSI Circuits), pp. C64-C65. , June; Chen, Z., Miyahara, M., Matsuzawa, A., A 2ndorder fully-passive noise-shaping sar adc with embedded passive gain (2016) 2016 IEEE Asian Solid-State Circuits Conference (ASSCC), pp. 309-312. , Nov; Lee, J., Lee, K., Eovino, B.E., Park, J.H., Lin, L., Yoo, H., Yoo, J., 11.1 a 5.37mw/channel pitch-matched ultrasound ASIC with dynamicbit-shared sar adc and 13.2v charge-recycling tx in standard CMOS for intracardiac echocardiography (2019) 2019 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 190-192. , Feb; Chung, Y., Zeng, Q., Lin, Y., A 12-bit sar adc with a dac-configurable window switching scheme (2019) IEEE Transactions on Circuits and Systems I: Regular Papers, pp. 1-11; Li, J., Chen, Z., Tan, M., Van Willigen, D., Chen, C., Chang, Z., Noothout, E., Pertijs, M., A 1.54mw/element 150-mpitch-matched receiver ASIC with element-level sar/shared-single-slope hybrid adcs for miniature 3d ultrasound probes (2019) 2019 Symposium on VLSI Circuits, pp. C220-C221. , June; Liu, C., Chang, S., Huang, G., Lin, Y., A 10-bit 50-ms/s sar adc with a monotonic capacitor switching procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), pp. 731-740. , April; Osipov, D., Paul, S., Low power sar adc switching without the need of precise second reference (2018) Analog Integrated Circuits and Signal Processing, 97 (3), pp. 417-425; Osipov, D., Paul, S., Two-step monotonic switching scheme for lowpower sar adcs (2017) 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS), pp. 205-208. , June},
editor={Nurmi J., Ellervee P., Halonen K., Roning J.},
sponsors={IEEE; IEEE Circuits and Systems Society (CAS); Tampere University},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781728127699},
language={English},
abbrev_source_title={IEEE Nordic Circuits Syst. Conf., NORCAS : NORCHIP Int. Symp. Syst.-on-Chip, SoC - Proc.},
document_type={Conference Paper},
source={Scopus},
}

@CONFERENCE{Osipov2019219,
author={Osipov, D. and Gusev, A. and Shumikhin, V. and Paul, S.},
title={Sar adc architecture with fully passive noise shaping},
journal={2019 IEEE 31st International Conference on Microelectronics, MIEL 2019 - Proceedings},
year={2019},
pages={219-222},
doi={10.1109/MIEL.2019.8889572},
art_number={8889572},
note={cited By 0; Conference of 31st IEEE International Conference on Microelectronics, MIEL 2019 ; Conference Date: 16 September 2019 Through 18 September 2019;  Conference Code:153916},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85075398239&doi=10.1109%2fMIEL.2019.8889572&partnerID=40&md5=684e986f4cc936d7892049ff1830e9e3},
affiliation={Institute of Electrodynamics and Microelectronics, University of Bremen, Otto-Hahn Allee 1, Bremen, 28359, Germany; ASIC Lab, National Research Nuclear University MEPhI, Kashirskoe shosse, 31, Moscow, 115409, Russian Federation},
abstract={A new fully passive noise-shaping architecture for successive approximation register (SAR) analog-To-digital converters (ADCs) was proposed. A first-order noise transfer function (NTF) with zero located nearly at one can be achieved. The additional pole increases the efficiency of noise shaping to further 3 dB. So, the use of higher over sampling ratios (OSR) and increased effective number of bits (ENOB) is possible. The architecture was applied to the design of a 9.8-bit ENOB SAR ADC in a 65 nm complementary metal-oxide semiconductor (CMOS) of United Microelectronics Corporation (UMC) with OSR equal to 10. A 6-bit capacitive DAC was used. The proposed architecture provides 3.8 additional bits in ENOB. The equalent input bandwitdth is equal to 200 kHz with the sampling rate equal to 4 MS/s. © 2019 IEEE.},
keywords={Architecture;  CMOS integrated circuits;  Metals;  Microelectronics;  MOS devices;  Oxide semiconductors, Analog to digital converters;  Complementary metal oxide semiconductors;  Effective number of bits;  Noise transfer function;  Over sampling ratio;  Proposed architectures;  Sampling rates;  Successive approximation register, Analog to digital conversion},
references={Osipov, D., Paul, S., Two advanced energy-back sar adc architectures with 99.21 and 99.37% reduction in switching energy (2016) Analog Integrated Circuits and Signal Processing, 87 (1), pp. 81-91; Wang, X., Zhou, X., Li, Q., A energy-efficient high speed segmented prequantize and bypass dac for sar adcs 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 97-100. , Aug 2014; Osipov, D., Paul, S., Low power sar adc with twostep switching scheme in 65 nm standard CMOS process 2017 IEEE 30th International Conference on Microelectronics (MIEL), pp. 209-212. , Oct 2017; Guo, W., Sun, N., A 12b-enob 61w noise-shaping sar adc with a passive integrator (2016) ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, pp. 405-408. , Sep; Matsuzawa, A., Miyahara, M., Saradcs with openloop integrator using dynamic amplifier (2018) IEICE Electronics Express, 15 (6), p. 20182002; Shahghasemi, M., Inanlou, R., Yavari, M., An error-feedback noise-shaping sar adc in 90 nm CMOS Analog Integrated Circuits and Signal Processing, 81 (3), pp. 805-814. , https://doi.org/10.1007/s10470-014-0434-6, Dec 2014; Payandehnia, P., Mirzaie, H., Maghami, H., Muhlestein, J., Temes, G.C., Fully passive third-order noise shaping sar adc (2017) Electronics Letters, 53 (8), pp. 528-530; Chen, Z., Miyahara, M., Matsuzawa, A., A 9.35-enob, 14.8 fj/conv.-step fully-passive noise-shaping sar adc (2016) IEICE Transactions on Electronics, 99 (8), pp. 963-973; Fredenburg, J.A., Flynn, M.P., A 90-ms/s 11-mhzbandwidth 62-db sndr noise-shaping sar adc IEEE Journal of Solid-State Circuits, 47 (12), pp. 2898-2904. , Dec 2012},
sponsors={IEEE Electron Devices Society (EDS)},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781728134192},
language={English},
abbrev_source_title={IEEE Int. Conf. Microelectron., MIEL - Proc.},
document_type={Conference Paper},
source={Scopus},
}

@ARTICLE{Osipov20191998,
author={Osipov, D. and Paul, S.},
title={Compact Extended Industrial Range CMOS Current References},
journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
year={2019},
volume={66},
number={6},
pages={1998-2006},
doi={10.1109/TCSI.2019.2892182},
art_number={8629368},
note={cited By 4},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85065921780&doi=10.1109%2fTCSI.2019.2892182&partnerID=40&md5=db33d0684ad098d44effa89afa12cf03},
affiliation={Institute of Electrodynamics and Microelectronics, University of Bremen, Bremen, 28359, Germany},
abstract={This paper presents two new compact current reference circuits for use in extended industrial range from-45 °C to 125 °C. The first reference circuit implements very simple first order correction. The circuit parameters can be obtained by relatively simple calculations. The circuit is well suited for generation of currents equal to several \mu \text{A}. The measurement results of two realizations for the generation of 1 \mu \text{A} and 24 \mu \text{A} currents were performed. The circuits achieve a competitive temperature compensation of < 200 ppm/°C in the wide operating temperatures range from-45 ° to 125 °C. The second reference uses more advanced second order correction. The circuit was also verified by design and measurement of 230 nA current reference. Ten samples were measured through the extended industrial temperature range of-45 ° to 125 °C. The minimum measured temperature coefficient value is 221 ppm/°C with a median value of 669 ppm/°C. All test circuits were designed in standard 0.35 \mu \text{m} CMOS technology of AMS. © 2004-2012 IEEE.},
author_keywords={bandgap;  CTAT;  Current reference;  PTAT;  second order correction},
keywords={Energy gap;  Temperature, CTAT;  Current reference;  Current reference circuits;  Measured temperatures;  Operating temperature;  PTAT;  Second-order correction;  Temperature compensation, CMOS integrated circuits},
references={Elkafrawy, A., Anders, J., Ortmanns, M., Design and validation of a 10-bit current mode SAR ADC with 58.4 dB SFDR at 50 MS/s in 90 nm CMOS (2016) Analog Integr. Circuits Signal Process, 89 (2), pp. 283-295; Atkin, E., Levin, V., Malankin, E., Shumikhin, V., Development of a low-noise readout ASIC for silicon drift detectors in high energy resolution X-ray spectrometry (2017) J. Instrum, 12 (3), p. C03039. , http://stacks.iop.org/1748-0221/12/i=03/a=C03039; Fiori, F., Crovetti, P.S., Compact temperature-compensated CMOS current reference (2003) Electron. Lett, 39 (1), pp. 42-43. , Jan; Fiori, F., Crovetti, P.S., A new compact temperature-compensated CMOS current reference (2005) IEEE Trans. Circuits Syst. II, Exp. Briefs, 52 (11), pp. 724-728. , Nov; Yoo, C., Park, J., CMOS current reference with supply and temperature compensation (2007) Electron. Lett, 43 (25), pp. 1422-1424. , Dec; Hirose, T., Osaki, Y., Kuroki, N., Numa, M., A nano-Ampere current reference circuit and its temperature dependence control by using temperature characteristics of carrier mobilities (2010) Proc. ESSCIRC, pp. 114-117. , Sep; Bendali, A., Audet, Y., A 1-V CMOS current reference with temperature and process compensation (2007) IEEE Trans. Circuits Syst. I, Reg. Papers, 54 (7), pp. 1424-1429. , Jul; Wu, C., Goh, W.L., Kok, C.L., Yang, W., Siek, L., A low TC, supply independent and process compensated current reference (2015) Proc IEEE Custom Integr. Circuits Conf. (CICC), pp. 1-4. , Sep; Wei, Y., Xin, T., Wenhong, L., Ran, L., A resistorless CMOS current reference with temperature compensation (2011) J. Semicond, 32 (3), p. 035006. , http://stacks.iop.org/1674-4926/32/i=3/a=035006; Chouhan, S.S., Halonen, K., A 0.67-μW 177-ppm/°C all-MOS current reference circuit in a 0.18-μm CMOS technology (2016) IEEE Trans. Circuits Syst. II, Exp. Briefs, 63 (8), pp. 723-727. , Aug; Osipov, D., Paul, S., Compact first order temperature-compensated CMOS current reference (2017) Proc. 24th IEEE Int. Conf. Electron., Circuits Syst. (ICECS), pp. 322-325. , Dec; Kim, T., Briant, T., Han, C., Maghari, N., A nano-Ampere 2nd order temperature-compensated CMOS current reference using only single resistor for wide-Temperature range applications Proc IEEE Int. Symp. Circuits Syst. (ISCAS), May 2016, pp. 510-513; Enz, C.C., Krummenacher, F., Vittoz, E.A., An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications (1995) Analog Integr. Circuits Signal Process, 8 (1), pp. 83-114. , Jul; Liu, W., BSIM3v3.2.2 MOSFET model users manual (1999) EECS Department, Univ. California, Berkeley, CA, USA, Tech. Rep. UCB/ERL M99/18, , http://www.eecs.berkeley.edu/Pubs/TechRpts/1999/3616.html; Osipov, D., Paul, S., Simulation-based design procedure for sub 1V CMOS current reference Proc. Design, Automat. Test Eur. Conf. Exhib. (DATE), 2017, pp. 1663-1666. , Mar; Liang, L., Zhu, Z., Yang, Y., A very low-TC second-order temperature-compensated CMOS current reference (2014) J. Circuits, Syst. Comput, 23 (3), p. 1450042. , http://www.worldscientific.com/doi/abs/10.1142/S021812661450042X; Yang, N., Shi, Y.-K., Wang, W.-D., Yuan, X., A 36 ppm/°C BiCMOS current reference without requiring curvature-compensation (2014) Analog Integr. Circuits Signal Process, 80 (1), pp. 99-104; Lu, Y., Zhang, B., A 1.8-V 0.7 ppm/°C high order temperaturecompensated CMOS current reference (2007) Analog Integr. Circuits Signal Process, 51 (3), pp. 175-179; Radecker, M., Knoll, A., Kocaman, R., Buguszewicz, V., Rudolf, R., A wide range temperature stable integrated current reference (2003) Proc. 29th Eur. Solid-State Circuits Conf. (ESSCIRC, pp. 583-586. , Sep; Shi, L.-F., Zhang, F., Chen, S., Shi, Z.-B., Adjustable CMOS current reference with low line regulation current mirror (2015) Analog Integr. Circuits Signal Process, 85 (3), pp. 481-487; Wang, D., Tan, X.L., Chan, P.K., A 65-nm CMOS constant current source with reduced PVT variation IEEE Trans. Very Large Scale Integr. (VLSI) Syst, 25 (4), pp. 1373-1385. , Apr. 2017; Osipov, D., Paul, S., Temperature-compensated-multiplier current reference circuit IEEE Trans. Circuits Syst. II, Exp. Briefs, 64 (10), pp. 1162-1166. , Oct. 2017; Serrano, G., Hasler, P., A precision low-TC wide-range CMOS current reference (2008) IEEE J. Solid-State Circuits, 43 (2), pp. 558-565. , Feb; Lee, J., Cho, S., A 1.4-μW 24.9-ppm/°C current reference with process-insensitive temperature compensation in 0.18-μm CMOS (2012) IEEE J. Solid-State Circuits, 47 (10), pp. 2527-2533. , Oct; Camacho-Galeano, E.M., Galup-Montoro, C., Schneider, M.C., A 2-nW 1.1-V self-biased current reference in CMOS technology (2005) IEEE Trans. Circuits Syst. II, Exp. Briefs, 52 (2), pp. 61-65. , Feb; Dave, M., Baghini, M.S., Sharma, D.K., A process and temperature compensated current reference circuit in CMOS process (2012) Microelectron. J, 43 (2), pp. 89-97; Choi, M., Lee, I., Jang, T.-K., Blaauw, D., Sylvester, D., A 23 pW, 780 ppm/°C resistor-less current reference using subthreshold MOSFETs (2014) Proc. 40th Eur. Solid State Circuits Conf. (ESSCIRC), pp. 119-122. , Sep; Ueno, K., Hirose, T., Asai, T., Amemiya, Y., A 1-μW 600-ppm/°C current reference circuit consisting of subthreshold CMOS circuits (2010) IEEE Trans. Circuits Syst. II, Exp. Briefs, 57 (9), pp. 681-685. , Sep; Ji, Y., Jeon, C., Son, H., Kim, B., Park, H.-J., Sim, J.-Y., 5.8 A 9.3 nW all-in-one bandgap voltage and current reference circuit IEEE ISSCC Dig. Tech. Papers, 2017, pp. 100-101. , Feb; Zhe, Z., Feng, Z., Shengzhuan, H., All-CMOS temperature compensated current reference (2010) J. Semicond, 31 (6), p. 065016. , http://stacks.iop.org/1674-4926/31/i=6/a=065016},
correspondence_address1={Osipov, D.; Institute of Electrodynamics and Microelectronics, University of BremenGermany; email: osipov@uni-bremen.de},
publisher={Institute of Electrical and Electronics Engineers Inc.},
issn={15498328},
language={English},
abbrev_source_title={IEEE Trans. Circuits Syst. Regul. Pap.},
document_type={Article},
source={Scopus},
}

@CONFERENCE{Gusev2019,
author={Gusev, A. and Osipov, D. and Paul, S.},
title={Multi-step capacitor switching scheme for low-power SAR ADC},
journal={17th IEEE International New Circuits and Systems Conference, NEWCAS 2019},
year={2019},
doi={10.1109/NEWCAS44328.2019.8961302},
art_number={8961302},
note={cited By 1; Conference of 17th IEEE International New Circuits and Systems Conference, NEWCAS 2019 ; Conference Date: 23 June 2019 Through 26 June 2019;  Conference Code:157003},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85078923209&doi=10.1109%2fNEWCAS44328.2019.8961302&partnerID=40&md5=787e7011b3b5b84826f6cee66a1fa111},
affiliation={Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Otto-Hahn Allee 1, Bremen, 28359, Germany},
abstract={A new multi-step monotonic switching SAR ADC architecture was proposed. The paper describes a method to improve energy savings of conventional monotonic switching SAR ADC architecture by adding 2n voltage-steps per capacitor switching. Modified step-down switched capacitor DC-DC converter for generation of voltage steps between reference and ground was also described. Multi-step monotonic switching provides increased power efficiency of capacitive DAC in 10-bit SAR ADC of up to 66% compared to 1-step monotonic switching architecture without consideration of DC/DC conversion influence. Energy savings with considered influence of proposed switched-capacitor DC/DC converter are approximately 50%. © 2019 IEEE.},
keywords={Energy conservation;  Switching, Capacitive dac;  Capacitor switching;  DC/DC conversion;  Power efficiency;  Switched capacitor DC/DC converters;  Switched-capacitor dc-dc converter;  Switching architectures;  Voltage step, DC-DC converters},
funding_details={Deutsche ForschungsgemeinschaftDeutsche Forschungsgemeinschaft, DFG, 389481053},
funding_details={Deutsche ForschungsgemeinschaftDeutsche Forschungsgemeinschaft, DFG},
funding_text 1={This work was supported by German Research Foundation (DFG), Project number: 389481053.},
references={Liu, C., Chang, S., Huang, G., Lin, Y., A 10-bit 50-ms/s sar adc with a monotonic capacitor switching procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), pp. 731-740. , April; Yuan, C., Lam, Y., Low-energy and area-efficient tri-level switching scheme for sar adc (2012) Electronics Letters, 48 (9), pp. 482-483. , April; Osipov, D., Paul, S., Low power sar adc switching without the need of precise second reference (2018) Analog Integrated Circuits and Signal Processing, 97 (3), pp. 417-425. , https://doi.org/10.1007/s10470-018-1225-2, Dec; Hariprasath, V., Guerber, J., Lee, S., Moon, U., Merged capacitor switching based sar adc with highest switching energy-efficiency (2010) Electronics Letters, 46 (9), pp. 620-621. , April; Xie, L., Su, J., Liu, J., Wen, G., Energy-efficient capacitor-splitting dac scheme with high accuracy for sar adcs (2015) Electronics Letters, 51 (6), pp. 460-462; Kilani, D., Alhawari, M., Mohammad, B., Saleh, H., Ismail, M., An 83% efficiency, 0.6v to 1v output switched-capacitor DC-DC converter for micro-watt power applications (2016) 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1-4. , Oct; Hazucha, P., Karnik, T., Bloechel, B.A., Parsons, C., Finan, D., Borkar, S., Area-efficient linear regulator with ultra-fast load regulation (2005) IEEE Journal of Solid-State Circuits, 40 (4), pp. 933-940. , April; Paul, S., Schlaffer, A.M., Nossek, J.A., Optimal charging of capacitors (2000) IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 47 (7), pp. 1009-1016. , July; Osipov, D., Paul, S., Two-step monotonic switching scheme for lowpower sar adcs (2017) 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS), pp. 205-208. , June; Zhu, Z., Xiao, Y., Song, X., Vcm-based monotonic capacitor switching scheme for sar adc (2013) Electronics Letters, 49 (5), pp. 327-329. , February},
sponsors={Cadence; FAB - Mixed-Signal Foundry Experts; Infineon},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781728110318},
language={English},
abbrev_source_title={IEEE Int. New Circuits Syst. Conf., NEWCAS},
document_type={Conference Paper},
source={Scopus},
}

@CONFERENCE{Osipov2019,
author={Osipov, D. and Gusev, A. and Paul, S.},
title={First Order Fully Passive Noise-Shaping SAR ADC Architecture with NTF Zero close to One},
journal={17th IEEE International New Circuits and Systems Conference, NEWCAS 2019},
year={2019},
doi={10.1109/NEWCAS44328.2019.8961313},
art_number={8961313},
note={cited By 0; Conference of 17th IEEE International New Circuits and Systems Conference, NEWCAS 2019 ; Conference Date: 23 June 2019 Through 26 June 2019;  Conference Code:157003},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85078906410&doi=10.1109%2fNEWCAS44328.2019.8961313&partnerID=40&md5=d1eb775f50e487c67bcfb37951a77f83},
affiliation={Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Bremen, Germany},
abstract={A new noise-shaping architecture for successive approximation register (SAR) analog-to-digital converters (ADCs) was proposed. It does not require comparator modification, so the standard comparator can be used. A first-order noise transfer function with zero located nearly at one can be achieved. This allows the use of higher over sampling ratios (OSR) and increased effective number of bits (ENOB). The architecture is fully passive. The architecture was applied to the design of a 9.9-bit ENOB SAR ADC in a 65 nm complementary metal-oxide semiconductor (CMOS) of United Microelectronics Corporation (UMC) with OSR equal to 10. A 6-bit DAC was used. The proposed architecture provides 3.9 additional bits in ENOB. Signal-to-noise and distortion ratio (SINAD) of 61.4 dBFS was achieved according to simulation results for a signal bandwith of 200 kHz with sampling rate of 4 MS/s. © 2019 IEEE.},
author_keywords={Error feedback;  Noise Shaping;  Quantization Noise;  SAR ADC},
keywords={CMOS integrated circuits;  Comparator circuits;  Comparators (optical);  Metals;  Microelectronics;  MOS devices;  Oxide semiconductors;  Signal to noise ratio, Analog to digital converters;  Complementary metal oxide semiconductors;  Error feedback;  Noise-shaping;  Quantization noise;  SAR ADC;  Signal to noise and distortion ratio;  Successive approximation register, Analog to digital conversion},
funding_details={Deutsche ForschungsgemeinschaftDeutsche Forschungsgemeinschaft, DFG, 389481053},
funding_details={Deutsche ForschungsgemeinschaftDeutsche Forschungsgemeinschaft, DFG},
funding_text 1={This work was supported by German Research Foundation (DFG), Project number: 389481053},
references={Fredenburg, J.A., Flynn, M.P., A 90-ms/s 11-mhz-bandwidth 62-db sndr noise-shaping sar adc (2012) IEEE Journal of Solid-State Circuits, 47 (12), pp. 2898-2904. , Dec; Chen, Z., Miyahara, M., Matsuzawa, A., A 9.35-enob, 14.8 fj/conv.-step fully-passive noise-shaping sar adc (2016) IEICE Transactions on Electronics, 99 (8), pp. 963-973; Guo, W., Sun, N., A 12b-enob 61w noise-shaping sar adc with a passive integrator (2016) ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, pp. 405-408. , Sept; Shahghasemi, M., Inanlou, R., Yavari, M., An error-feedback noise-shaping sar adc in 90 nm CMOS (2014) Analog Integrated Circuits and Signal Processing, 81 (3), pp. 805-814. , https://doi.org/10.1007/s10470-014-0434-6, Dec; Inanlou, R., Shahghasemi, M., Yavari, M., A noise-shaping sar adc for energy limited applications in 90 nm CMOS technology (2013) Analog Integrated Circuits and Signal Processing, 77 (2), pp. 257-269. , https://doi.org/10.1007/s10470-013-0147-2, Nov; Liu, C., Chang, S., Huang, G., Lin, Y., A 10-bit 50-ms/s sar adc with a monotonic capacitor switching procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), pp. 731-740. , April; Inanlou, R., Yavari, M., A simple structure for noise-shaping sar adc in 90 nm CMOS technology (2015) AEU-International Journal of Electronics and Communications, 69 (8), pp. 1085-1093; Liu, J.-F., Zhao, L., Qin, J.-J., Yang, Y.-F., Yu, L., Liang, Y., Liu, S.-B., An, Q., Design and simulation of a 12-bit, 40 msps asynchronous sar adc for the readout of pmt signals (2016) Chinese Physics C, 40 (11), p. 116103. , http://stacks.iop.org/1674-1137/40/i=11/a=116103},
sponsors={Cadence; FAB - Mixed-Signal Foundry Experts; Infineon},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781728110318},
language={English},
abbrev_source_title={IEEE Int. New Circuits Syst. Conf., NEWCAS},
document_type={Conference Paper},
source={Scopus},
}

@CONFERENCE{Osipov2018,
author={Osipov, D. and Paul, S. and Stemmann, H. and Kreiter, A.K.},
title={Energy-Efficient Architecture for Neural Spikes Acquisition},
journal={2018 IEEE Biomedical Circuits and Systems Conference, BioCAS 2018 - Proceedings},
year={2018},
doi={10.1109/BIOCAS.2018.8584747},
art_number={8584747},
note={cited By 0; Conference of 2018 IEEE Biomedical Circuits and Systems Conference, BioCAS 2018 ; Conference Date: 17 October 2018 Through 19 October 2018;  Conference Code:143830},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85060866617&doi=10.1109%2fBIOCAS.2018.8584747&partnerID=40&md5=9d407d542fa157aac894466d7781f27c},
affiliation={Institute of Electrodynamics and Microelectronics, University of Bremen, Bremen, Germany; Department of Theoretical Neurobiology University of Bremen, Brain Research Institute, Bremen, Germany},
abstract={A new energy-efficient architecture for neural spikes acquisition implements pre-detection of neural spikes before fine conversion. The prediction is based on the low-bit coarse conversion of input data with the subsequent detection of spikes with the Teager energy operator (TEO). The example data constructed based on real neuronal data recorded from the visual cortex of an anesthetized rat shows that the systems architecture is more energy efficient as both the binary detection with further digitization and as the full conversion of all data without pre-detection. The proposed system achieves 34% energy savings compared with the full digitization with 10-bit ADC. The proposed analog memory reduces dramatically the ADCs input capacitance, and thus lowers power. Furthermore, it allows for the combination of highly linear bottom-plate sampling with an arbitrary power-efficient switching scheme. The simulation of the proposed system was performed on transistor level in 65 nm CMOS technology. © 2018 IEEE.},
keywords={Data handling;  Energy conservation, 65 nm CMOS technologies;  Binary detection;  Bottom-plate sampling;  Energy-efficient architectures;  Input capacitance;  Switching scheme;  Systems architecture;  Teager energy operators, Energy efficiency},
references={Aghagolzadeh, M., Oweiss, K., Compressed and distributed sensing of neuronal activity for real time spike train decoding (2009) IEEE Transactions on Neural Systems and Rehabilitation Engineering, 17 (2), pp. 116-127. , April; Kim, K.H., Kim, S.J., Neural spike sorting under nearly 0-db signal-to-noise ratio using nonlinear energy operator and artificial neural-network classifier (2000) IEEE Transactions on Biomedical Engineering, 47 (10), pp. 1406-1411. , Oct; Tariq, T., Satti, M.H., Saeed, M., Kamboh, A.M., Low snr neural spike detection using scaled energy operators for implantable brain circuits (2017) 2017 39th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), pp. 1074-1077. , July; Li, X., Zhou, P., Aruin, A.S., Teager-kaiser energy operation of surface emg improves muscle activity onset detection (2007) Annals of Biomedical Engineering, 35 (9), pp. 1532-1538. , https://doi.org/10.1007/s10439-007-9320-z, Sep; Harrison, R.R., Watkins, P.T., Kier, R.J., Lovejoy, R.O., Black, D.J., Greger, B., Solzbacher, F., A low-power integrated circuit for a wireless 100-electrode neural recording system (2007) IEEE Journal of Solid-State Circuits, 42 (1), pp. 123-133. , Jan; Huang, G.Y., Liu, C.C., Lin, Y.Z., Chang, S.J., A 10-bit 12-ms/s successive approximation adc with 1. 2-pf input capacitance (2009) 2009 IEEE Asian Solid-State Circuits Conference, pp. 157-160. , Nov; Osipov, D., Paul, S., Two-step monotonic switching scheme for lowpower sar adcs (2017) 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS), pp. 205-208. , June; Osipov, D., Paul, S., Low power sar adc with two-step switching scheme in 65 nm standard CMOS process (2017) 2017 IEEE 30th International Conference on Microelectronics (MIEL), pp. 209-212. , Oct; Liu, C.C., Chang, S.J., Huang, G.Y., Lin, Y.Z., A 10-bit 50-ms/s sar adc with a monotonic capacitor switching procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), pp. 731-740. , April},
sponsors={IEEE Circuits and Systems Society (CAS); IEEE Engineering in Medicine and Biology Society (EMBS)},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781538636039},
language={English},
abbrev_source_title={IEEE Biomed. Circuits Syst. Conf., BioCAS - Proc.},
document_type={Conference Paper},
source={Scopus},
}

@CONFERENCE{Osipov2018,
author={Osipov, D. and Paul, S.},
title={Flying-capacitor bottom-plate sampling scheme for low-power high-resolution SAR ADCs},
journal={2018 IEEE Nordic Circuits and Systems Conference, NORCAS 2018: NORCHIP and International Symposium of System-on-Chip, SoC 2018 - Proceedings},
year={2018},
doi={10.1109/NORCHIP.2018.8573458},
art_number={8573458},
note={cited By 1; Conference of 4th IEEE Nordic Circuits and Systems Conference, NORCAS 2018: NORCHIP and International Symposium of System-on-Chip, SoC 2018 ; Conference Date: 30 October 2018 Through 31 October 2018;  Conference Code:143663},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85060636960&doi=10.1109%2fNORCHIP.2018.8573458&partnerID=40&md5=1c834ec67f2d1707460286fc0b95586a},
affiliation={Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Bremen, Germany},
abstract={A new sampling scheme for successive approximation register (SAR) analog-To-digital converters (ADCs) is proposed in this paper. The switching scheme eliminates two major problems of traditional SAR ADC architectures: first, the high energy demand of the input driver, because of high input capacitance; and second, the trade-off between linearity and, consequently, bottom-plate sampling, and area savings and, consequently, upper-plate sampling. The proposed sampling scheme allows reduction of the sampling capacitance to a single unit capacitor and the use of high linear bottom-plate sampling without sacrificing the double area on digital-To-Analog converter (DAC). This method works with most previously published switching schemes. © 2018 IEEE.},
author_keywords={Bottom-plate sampling;  Sampling;  SAR ADC;  Switching scheme},
keywords={Capacitance;  Digital to analog conversion;  Economic and social effects;  Programmable logic controllers;  Sampling, Analog to digital converters;  Bottom-plate sampling;  High-resolution SAR;  Input capacitance;  Sampling schemes;  SAR ADC;  Successive approximation register;  Switching scheme, Analog to digital conversion},
funding_details={Deutsche ForschungsgemeinschaftDeutsche Forschungsgemeinschaft, DFG},
funding_details={Deutsche ForschungsgemeinschaftDeutsche Forschungsgemeinschaft, DFG, 89481053},
funding_text 1={This research was supported by DFG (German Research Foundation) grant (project number 89481053).},
references={Xie, L., Nie, W., Xiong, L., Su, J., Energy-efficient capacitorswapping reset scheme with msb-split dac for sar adcs (2017) Electronics Letters, 53 (7), pp. 458-459; Zhao, J., Mei, N., Zhang, Z., Meng, L., Vaq-based tri-level switching scheme for sar adc (2018) Electronics Letters, 54 (2), pp. 66-68; Tong, X., Ghovanloo, M., Energy-efficient switching scheme in sar adc for biomedical electronics (2015) Electronics Letters, 51 (9), pp. 676-678; Zhu, Z., Xiao, Y., Song, X., Vcm-based monotonic capacitor switching scheme for sar adc (2013) Electronics Letters, 49 (5), pp. 327-329. , February; Osipov, D., Paul, S., Two advanced energy-back sar adc architectures with 99.21 and 99.37 % reduction in switching energy (2016) Analog Integrated Circuits and Signal Processing, 87 (1), pp. 81-91. , Apr; Ding, R., Liang, H., Liu, S., A novel switching scheme and area-saving architecture for sar adc (2017) Analog Integrated Circuits and Signal Processing, 91 (1), pp. 149-154. , https://doi.org/10.1007/s10470-017-0924-4, Apr; Walden, R.H., Analog-To-digital converter survey and analysis (1999) IEEE Journal on Selected Areas in Communications, 17 (4), pp. 539-550. , Apr; Bindra, H.S., Annema, A.J., Louwsma, S.M., Van Tuijl, E.J.M., Nauta, B., An energy reduced sampling technique applied to a 10b 1ms/s sar adc ESSCIRC 2017-43rd IEEE European Solid State Circuits Conference, Sept 2017, pp. 235-238; Huang, G.Y., Liu, C.C., Lin, Y.Z., Chang, S.J., A 10-bit 12-ms/s successive approximation adc with 1.2-pf input capacitance 2009 IEEE Asian Solid-State Circuits Conference, Nov 2009, pp. 157-160; Osipov, D., Paul, S., Two-step reset method for energy-efficient sar adc switching schemes (2016) Electronics Letters, 52 (10), pp. 816-817; Yazdani, B., Khorami, A., Sharifkhani, M., Low-power bottomplate sampling capacitor-splitting dac for sar adcs (2016) Electronics Letters, 52 (11), pp. 913-915; Low power dac with single capacitor sampling method for sar adcs (2016) Electronics Letters, 52 (14), pp. 1209-1210; Der, L., Lewis, S.H., Hurst, P.J., A switched-capacitor differencing circuit with common-mode rejection for fully differential comparators (1993) Proceedings of 36th Midwest Symposium on Circuits and Systems, 2, pp. 911-914. , Aug; Liu, C.C., Chang, S.J., Huang, G.Y., Lin, Y.Z., A 10-bit 50-ms/s sar adc with a monotonic capacitor switching procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), pp. 731-740. , April},
editor={Nurmi J., Ellervee P., Mihhailov J., Tammemae K., Jenihhin M.},
sponsors={IEEE; IEEE Circuits and Systems Society (CAS); Tampere University of Technology; TTU},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781538676561},
language={English},
abbrev_source_title={IEEE Nordic Circuits Syst. Conf., NORCAS : NORCHIP Int. Symp. Syst.-on-Chip, SoC - Proc.},
document_type={Conference Paper},
source={Scopus},
}

@ARTICLE{Osipov2018417,
author={Osipov, D. and Paul, S.},
title={Low power SAR ADC switching without the need of precise second reference},
journal={Analog Integrated Circuits and Signal Processing},
year={2018},
volume={97},
number={3},
pages={417-425},
doi={10.1007/s10470-018-1225-2},
note={cited By 9},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85048107343&doi=10.1007%2fs10470-018-1225-2&partnerID=40&md5=1eba80fa11ef8012083b397458bc6d4b},
affiliation={Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Bremen, Germany},
abstract={In this paper a simple method to reduce the switching energy of capacitive digital-to-analog converters (DACs) in low-power successive approximation register analog-to-digital converters (ADCs) is described. The method is based on the well-known monotonic switching procedure and the use of one intermediate voltage level during switching. Unlike most recently published switching methods the proposed method does not require the intermediate voltage to be accurate. The implementation of digital control and an intermediate voltage-level generator is considered. To evaluate the reduction in switching energy compared to the conventional monotonic switching procedure, the behavioral model of a 10-bit ADC was examined. The additional digital logic, voltage generator, and capacitive DAC were modeled at a transistor level using a 65 nm STM design kit. Simulation results and the subsequent power efficiency gains are presented. © 2018, Springer Science+Business Media, LLC, part of Springer Nature.},
author_keywords={Capacitive DAC;  SAR ADC;  Switching energy;  Switching scheme},
keywords={Analog to digital conversion;  Digital control systems;  Digital to analog conversion;  Electric machine control, Capacitive dac;  SAR ADC;  Successive approximation register analog-to-digital converter;  Switching energy;  Switching methods;  Switching procedures;  Switching scheme;  Voltage generators, Switching},
references={Murmann, B., (2016) ADC Performance Survey 1997–2016, , http://web.stanford.edu/~murmann/adcsurvey.html, [Online]. Available; Lange, H., Schmale, S., Knoop, B., Peters-Drolshagen, D., Paul, S., ADC topology based on compressed sensing for low power brain monitoring (2015) Procedia Engineering, 120, pp. 315-319; Atkin, E., Bulbakov, I., Ivanov, P., Ivanov, V., Malankin, E., Normanov, D., Sagdiev, I., Voronin, A., Readout channel with majority logic timestamp and digital peak detector for Muon Chambers of the CBM experiment (2016) Journal of Instrumentation, 11 (12), p. C12069; Liu, C.C., Chang, S.J., Huang, G.Y., Lin, Y.Z., A 10-bit 50-ms/s sar adc with a monotonic capacitor switching procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), p. 731740; Tong, X., Ghovanloo, M., Energy-efficient switching scheme in SAR ADC for biomedical electronics (2015) Electronics Letters, 51 (9), p. 676678; Liang, Y., Zhu, Z., Ding, R., SAR ADC architecture with 98.8% reduction in switching energy over conventional scheme (2015) Analog Integrated Circuits and Signal Processing, 84 (1), p. 8996; Zhang, J., Ding, R., Zhu, Z., 99.2% energy saving and high-linearity switching method for SAR ADCs (2016) Analog Integrated Circuits and Signal Processing; Osipov, D., Paul, S., Two advanced energy-back SAR ADC architectures with 99.21 and 99.37% reduction in switching energy (2016) Analog Integrated Circuits and Signal Processing, 87 (1), p. 8191; Zhu, Z., Liang, Y., A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-μm CMOS for medical implant devices (2015) IEEE Transactions on Circuits and Systems I: Regular Papers, 62 (9), p. 21672176; Lee, P.C., Lin, J.Y., Hsieh, C.C., A 0.4 V 1.94 fJ/conversion-step 10 bit 750 kS/s SAR ADC with input-range-adaptive switching (2016) IEEE Transactions on Circuits and Systems I: Regular Papers, 63 (12), p. 21492157; Osipov, D., Paul, S., Two-step reset method for energy-efficient SAR ADC switching schemes (2016) Electronics Letters, 52 (10), p. 816817; Osipov, D., Paul, S., Two-step monotonic switching scheme for low-power SAR ADCs (2017) In 2017 15Th IEEE International New Circuits and Systems Conference (NEWCAS), p. 205208. , June 2017; Osipov, D., Paul, S., Low power SAR ADC with two-step switching scheme in 65 nm standard CMOS process (2017) In 2017 IEEE 30Th International Conference on Microelectronics (MIEL), p. 209212. , Oct 2017; van Elzakker, M., van Tuijl, E., Geraedts, P., Schinkel, D., Klumperink, E.A.M., Nauta, B., A 10-bit charge-redistribution adc consuming 1.9 W at 1 ms/s (2010) IEEE Journal of Solid-State Circuits, 45 (5), p. 10071015; Mostov, P.M., Neuringer, J.L., Rigney, D.S., Optimum capacitor charging efficiency for space systems (1961) Proceedings of the IRE, 49 (5), p. 941948; Paul, S., Schlaffer, A.M., Nossek, J.A., Optimal charging of capacitors (2000) IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 47 (7), p. 10091016; Yuan, C., Lam, Y., Low-energy and area-efficient tri-level switching scheme for SAR ADC (2012) Electronics Letters, 48 (9), p. 482483; Yuan, C., Lam, Y.Y.H., A 281-nW 43.3 fJ/conversion-step 8-ENOB 25-kS/s asynchronous SAR ADC in 65 nm CMOS for biomedical applications (2013) In 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), p. 622625. , May 2013; Sanyal, A., Sun, N., SAR ADC architecture with 98% reduction in switching energy over conventional scheme (2013) Electronics Letters, 49 (4), p. 248250; Tong, X., Zhang, Y., 98.8% switching energy reduction in SAR ADC for bioelectronics application (2015) Electronics Letters, 51 (14), p. 10521054; Bai, W., Zhu, Z., A 0.5-V 9.3-ENOB 68-nW 10-kS/s SAR ADC in 0.18-μm CMOS for biomedical applications (2017) Microelectronics Journal, 59, p. 4046; Rui, M., Wenbin, B., Zhangming, Z., An energy-efficient and highly linear switching capacitor procedure for SAR ADCs (2015) Journal of Semiconductors, 36 (5), p. 055014; Liu, M.M., (2006) Demystifying switched capacitor circuits, , Newnes, Oxford; Yue, X., Determining the reliable minimum unit capacitance for the DAC capacitor array of SAR ADCs (2013) Microelectronics Journal, 44 (6), p. 473478},
correspondence_address1={Osipov, D.; Institute of Electrodynamics and Microelectronics (ITEM), University of BremenGermany; email: osipov@item.uni-bremen.de},
publisher={Springer New York LLC},
issn={09251030},
coden={AICPE},
language={English},
abbrev_source_title={Analog Integr Circuits Signal Process},
document_type={Article},
source={Scopus},
}

@CONFERENCE{Osipov2018322,
author={Osipov, D. and Paul, S.},
title={Compact first order temperature-compensated CMOS current reference},
journal={ICECS 2017 - 24th IEEE International Conference on Electronics, Circuits and Systems},
year={2018},
volume={2018-January},
pages={322-325},
doi={10.1109/ICECS.2017.8292086},
note={cited By 1; Conference of 24th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2017 ; Conference Date: 5 December 2017 Through 8 December 2017;  Conference Code:134675},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85047344069&doi=10.1109%2fICECS.2017.8292086&partnerID=40&md5=5114981385ace92d003e9789fdc5c450},
affiliation={Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Otto-Hahn Allee 1, Bremen, 28359, Germany},
abstract={This paper presents a new simple compact current reference topology with first order temperature compensation, which only utilizes 5 CMOS transistors and one resistor. The proposed topology was used in order to design two current references with 1 μA and 24 μA current output with functionality proven by measurement in the temperature range from -40° C to 120°C. The chips were produced with 0.35 μm CMOS technology of AMS. Ten samples were characterized. The best achieved temperature coefficients in the -40...120 °C range are 143 ppm/°C and 166 ppm/°C for the 1 μA and 24μA references, respectively. For the commercial 0°...85°C range the best achieved temperature coefficients are 111 ppm/°C and 108 ppm/°C for the 1 μA and 24μA references. All results are obtained without the need of trimming. © 2017 IEEE.},
keywords={Topology, CMOS technology;  CMOS transistors;  Current output;  Current reference;  First order;  First-order temperature compensation;  Temperature coefficient;  Temperature range, CMOS integrated circuits},
funding_details={UniversitÃ¤t BremenUniversitÃ¤t Bremen},
funding_text 1={This work was supported by the Creative Unit I-See, University of Bremen (Exzellenzinitiative des Bundes und der Länder)},
references={Elkafrawy, A., Anders, J., Ortmanns, M., Design and validation of a 10-bit current mode sar adc with 58.4 db sfdr at 50 ms/s in 90 nm CMOS (2016) Analog Integrated Circuits and Signal Processing, 89 (2), pp. 283-295; Atkin, E., Levin, V., Malankin, E., Shumikhin, V., Development of a low-noise readout ASIC for silicon drift detectors in high energy resolution x-ray spectrometry (2017) Journal of Instrumentation, 12 (3), p. C03039. , http://stacks.iop.org/1748-0221/12/i=03/a=C03039; Fiori, F., Crovetti, P.S., Compact temperature-compensated CMOS current reference (2003) Electronics Letters, 39 (1), pp. 42-43. , Jan; Fiori, F., Crovetti, P.S., A new compact temperature-compensated CMOS current reference (2005) IEEE Transactions on Circuits and Systems II: Express Briefs, 52 (11), pp. 724-728. , Nov; Yoo, C., Park, J., CMOS current reference with supply and temperature compensation (2007) Electronics Letters, 43 (25), pp. 1422-1424. , Dec; Hirose, T., Osaki, Y., Kuroki, N., Numa, M., A nano-ampere current reference circuit and its temperature dependence control by using temperature characteristics of carrier mobilities (2010) 2010 Proceedings of ESSCIRC, pp. 114-117. , Sept; Bendali, A., Audet, Y., A 1-V CMOS current reference with temperature and process compensation (2007) IEEE Transactions on Circuits and Systems I: Regular Papers, 54 (7), pp. 1424-1429. , July; Wu, C., Goh, W.L., Kok, C.L., Yang, W., Siek, L., A low TC, supply independent and process compensated current reference (2015) 2015 IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4. , Sept; Wei, Y., Xin, T., Wenhong, L., Ran, L., A resistorless CMOS current reference with temperature compensation (2011) Journal of Semiconductors, 32 (3), p. 035006. , http://stacks.iop.org/1674-4926/32/i=3/a=035006; Chouhan, S.S., Halonen, K., A 0.67-μW 177-ppm/C all-MOS current reference circuit in a 0.18-μm CMOS technology (2016) IEEE Transactions on Circuits and Systems II: Express Briefs, 63 (8), pp. 723-727. , Aug; Kim, T., Briant, T., Han, C., Maghari, N., A nano-ampere 2nd order temperature-compensated CMOS current reference using only single resistor for wide-temperature range applications (2016) 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 510-513. , May; Shi, L.-F., Zhang, F., Chen, S., Shi, Z.-B., Adjustable CMOS current reference with low line regulation current mirror (2015) Analog Integrated Circuits and Signal Processing, 85 (3), pp. 481-487; Lee, J., Cho, S., A 1.4-μW 24.9-ppm/°C current reference with process-insensitive temperature compensation in 0.18-#x00B5;m CMOS (2012) IEEE Journal of Solid-State Circuits, 47 (10), pp. 2527-2533. , Oct; Osipov, D., Paul, S., Temperature compensated beta-multiplier current reference circuit (2016) IEEE Transactions on Circuits and Systems II: Express Briefs, PP (99), p. 1; Serrano, G., Hasler, P., A precision low-TC wide-range CMOS current reference (2008) IEEE Journal of Solid-State Circuits, 43 (2), pp. 558-565. , Feb; Liang, L., Zhu, Z., Yang, Y., A very low-TC second-order temperature-compensated CMOS current reference (2014) Journal of Circuits, Systems and Computers, 23 (3), p. 1450042. , http://www.worldscientific.com/doi/abs/10.1142/S021812661450042X; Yang, N., Shi, Y.-K., Wang, W.-D., Yuan, X., A 36 ppm/°C BiCMOS current reference without requiring curvature-compensation (2014) Analog Integrated Circuits and Signal Processing, 80 (1), pp. 99-104; Lu, Y., Zhang, B., A 1.8-V 0.7 ppm/°C high order temperaturecompensated CMOS current reference (2007) Analog Integrated Circuits and Signal Processing, 51 (3), pp. 175-179; Ueno, K., Hirose, T., Asai, T., Amemiya, Y., A 1-μW 600-ppm/° current reference circuit consisting of subthreshold CMOS circuits (2010) IEEE Transactions on Circuits and Systems II: Express Briefs, 57 (9), pp. 681-685. , Sept; Choi, M., Lee, I., Jang, T.K., Blaauw, D., Sylvester, D., A 23pw, 780ppm/°c resistor-less current reference using subthreshold mosfets (2014) ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC), pp. 119-122. , Sept; Camacho-Galeano, E.M., Galup-Montoro, C., Schneider, M.C., A 2-nW 1.1-V self-biased current reference in CMOS technology (2005) IEEE Transactions on Circuits and Systems II: Express Briefs, 52 (2), pp. 61-65. , Feb; Dave, M., Baghini, M.S., Sharma, D.K., A process and temperature compensated current reference circuit in CMOS process (2012) Microelectronics Journal, 43 (2), pp. 89-97; Zhe, Z., Feng, Z., Shengzhuan, H., All-CMOS temperature compensated current reference (2010) Journal of Semiconductors, 31 (6), p. 065016. , http://stacks.iop.org/1674-4926/31/i=6/a=065016; Ji, Y., Jeon, C., Son, H., Kim, B., Park, H.J., Sim, J.Y., 5.8 a 9.3nw all-in-one bandgap voltage and current reference circuit (2017) 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp. 100-101. , Feb; Wang, D., Tan, X.L., Chan, P.K., A 65-nm CMOS constant current source with reduced PVT variation (2016) IEEE Transactions on Very Large Scale Integration (VLSI) Systems, PP (99), pp. 1-13},
correspondence_address1={Osipov, D.; Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Otto-Hahn Allee 1, Germany; email: osipov@item.uni-bremen.de},
sponsors={},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781538619117},
language={English},
abbrev_source_title={ICECS - IEEE Int. Conf. Electron., Circuits Syst.},
document_type={Conference Paper},
source={Scopus},
}

@CONFERENCE{Osipov2017209,
author={Osipov, D. and Paul, S.},
title={Low power SAR ADC with two-step switching scheme in 65 nm standard CMOS process},
journal={Proceedings of the International Conference on Microelectronics, ICM},
year={2017},
volume={2017-October},
pages={209-212},
doi={10.1109/MIEL.2017.8190104},
note={cited By 3; Conference of 30th IEEE International Conference on Microelectronics, MIEL 2017 - Proceedings ; Conference Date: 9 October 2017 Through 11 October 2017;  Conference Code:133854},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85043576984&doi=10.1109%2fMIEL.2017.8190104&partnerID=40&md5=1e88baa907227c13b5b45683b29ecdbd},
affiliation={Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen (NW1), Otto-Hahn Allee 1, Bremen, 28359, Germany},
abstract={The low power successive approximation register (SAR) analog to digital converter (ADC), which implements the two-step switching, is designed and simulated in 65 nm CMOS of ST Microelectronics. The two-step switching allows to benefit from the more energy-efficient switching because of the use of three voltage levels without any requirements for stability and accuracy of the third voltage level. Post-layout simulations of the proposed ADC were performed. It consumes 200 nW at 0.5 V supply voltage and 100 kHz sampling rate. The effective number of bits (ENOB) is 9.5 bits, while the differential and integral nonlinearities do not exceed 0.5 LSB. The utilized die area is only 0.027 mm2. © 2017 IEEE.},
keywords={Analog to digital conversion;  CMOS integrated circuits;  Energy efficiency;  Microelectronics, Effective number of bits;  Energy efficient;  Integral nonlinearity;  Post layout simulation;  St microelectronics;  Standard CMOS process;  Successive approximation register analogto-digital converters (ADC);  Two-step switching, Switching},
references={Zhu, Z., Qiu, Z., Liu, M., Ding, R., A 6-to-10-Bit 0.5 V-to-0.9 V Reconflgurable 2 MS/s Power Scalable SAR ADC in 0.18mum CMOS (2015) IEEE Transactions on Circuits and Systems I: Regular Papers, 62 (3), p. 689696; Zhu, Z., Liang, Y., A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-mum CMOS for Medical Implant Devices (2015) IEEE Transactions on Circuits and Systems I: Regular Papers, 62 (9), p. 21672176; Lange, H., Schmale, S., Knoop, B., Peters-Drolshagen, D., Paul, S., ADC topology based on compressed sensing for low power brain monitoring (2015) Procedia Engineering, 120, p. 315319; Atkin, E., Bulbakov, I., Ivanov, P., Readout channel with majority logic timestamp and digital peak detector for Muon Chambers of the CBM experiment (2016) Journal of Instrumentation, 11 (12), p. C12069; Bocharov, Y.I., Butuzov, V., Simakov, A., A multichannel analog-to-digital converter of signals of silicon photomul-tiplier arrays (2015) Instruments and Experimental Techniques, 58 (5), p. 623630; Lee, P.C., Lin, J.Y., Hsieh, C.C., A 0.4. V 1.94 fj/conversion-step 10 bit 750 kS/s SAR ADC with Input-Range-Adaptive Switching (2016) IEEE Transactions on Circuits and Systems I: Regular Papers, 63 (12), p. 21492157. , Dec; Liu, M., Pelzers, K., Van Dommele, R., Van Roermund, A., Harpe, P., A106nW 10 b 80 kS/s SAR ADC with Duty-Cycled Reference Generation in 65 nm CMOS (2016) IEEE Journal of Solid-State Circuits, 51 (10), p. 24352445. , Oct; Zhu, Z., Liang, Y., A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-μ m CMOS for Medical Implant Devices (2015) IEEE Transactions on Circuits and Systems I: Regular Papers, 62 (9), p. 21672176. , Sept; Liu, C.C., Chang, S.J., Huang, G.Y., Lin, Y.Z., A 10-bit 50-MS/s SAR ADC with a Monotonic Capacitor Switching Procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), p. 731740. , April; Tong, X., Ghovanloo, M., Energy-efficient switching scheme in SAR ADC for biomedical electronics (2015) Electronics Letters, 51 (9), p. 676678; Bai, W., Zhu, Z., A 0.5-V 9.3-ENOB 68-nW 10-kS/s SAR ADC in 0.18-μ m CMOS for biomedical applications (2017) Microelectronics Journal, 59, p. 4046; Osipov, D., Paul, S., Two advanced energy-back SAR ADC architectures with 99.21 and 99.37 % reduction in switching energy (2016) Analog Integrated Circuits and Signal Processing, 87 (1), p. 8191; Liang, Y., Zhu, Z., An energy-efficient switching scheme for low-power SAR ADC design Journal of Circuits, Systems and Computers, p. 1850015. , http://www.worldscientific.com/doi/abs/10.1142/S0218126618500159, 0. [Online]; Zhu, D., Liu, M., Zhu, Z., A high energy efficiency and low common-mode voltage variation switching scheme for SAR ADCs Journal of Circuits, Systems and Computers, p. 1850010. , http://www.worldscientific.com/doi/abs/10.1142/S021812661850010X, [Online]; Osipov, D., Paul, S., Two-step reset method for energy-efficient SAR ADC switching schemes (2016) Electronics Letters, 52 (10), p. 816817; Osipov, D., Paul, S., Two-step monotonic switching scheme for low-power SAR ADCs 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS), p. 14. , June 2017; Paul, S., Schlaffer, A.M., Nossek, J.A., Optimal charging of capacitors (2000) IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 47 (7), p. 10091016. , Jul; Rahimi, E., Yavari, M., Energy-efficient high-accuracy switching method for SAR ADCs (2014) Electronics Letters, 50 (7), p. 499501. , March; Osipov, D., Bocharov, Y., Behavioral model of split capacitor array DAC for use in SAR ADC design (2012) PRIME 2012; 8th Conference on Ph.D. Research in Microelectronics Electronics, p. 14. , June; Zamprogno, M., Minuti, A., Girardi, F., Confalonieri, P., Nicollini, G., A 10-b 100-kS/s 1-mW General-Purpose ADC for Cellular Telephones (2012) IEEE Transactions on Circuits and Systems II: Express Briefs, 59 (3), p. 138142. , March},
sponsors={IEEE Electron Devices Society (EDS)},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781538625637},
language={English},
abbrev_source_title={Proc. Int. Conf. Microelectron. ICM},
document_type={Conference Paper},
source={Scopus},
}

@CONFERENCE{Osipov2017205,
author={Osipov, D. and Paul, S.},
title={Two-step monotonic switching scheme for low-power SAR ADCs},
journal={Proceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017},
year={2017},
pages={205-208},
doi={10.1109/NEWCAS.2017.8010141},
art_number={8010141},
note={cited By 6; Conference of 15th IEEE International New Circuits and Systems Conference, NEWCAS 2017 ; Conference Date: 25 June 2017 Through 28 June 2017;  Conference Code:129927},
url={https://www.scopus.com/inward/record.uri?eid=2-s2.0-85034449003&doi=10.1109%2fNEWCAS.2017.8010141&partnerID=40&md5=9dccb8c3096b469adc3b06e0c0cbf4a5},
affiliation={Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Otto-Hahn Allee 1, Bremen, 28359, Germany},
abstract={In this paper the simple method to reduce the switching energy of capacitive digital-to-analog converters (DACs) in low-power successive approximation register (SAR) analog-to-digital converters (ADCs) is described. The method is based on the well-known monotonic switching procedure and the use of one intermediate voltage level during switching. Unlike most recently published switching methods the proposed method does not require the intermediate voltage to be accurate. The implementation of digital control and an intermediate voltage-level generator is considered. To evaluate the reduction in switching energy compared to the conventional monotonic switching procedure, the behavioral model of a 10-bit ADC was examined. The additional digital logic, voltage generator, and capacitive DAC were modeled at the transistor level using a 65 nm STM design kit. Simulation results and the subsequent power efficiency gains are presented. © 2017 IEEE.},
keywords={Analog to digital conversion;  Digital control systems;  Digital to analog conversion;  Electric machine control, Analog to digital converters;  Behavioral model;  Successive approximation register;  Switching energy;  Switching methods;  Switching procedures;  Transistor level;  Voltage generators, Switching},
funding_details={UniversitÃ¤t BremenUniversitÃ¤t Bremen},
funding_text 1={ACKNOWLEDGMENT This work was supported by the Creative Unit I-See, University of Bremen (Exzellenzinitiative des Bundes und der Länder)},
references={Murmann, B., (2016) Adc Performance Survey 1997-2016, , http://web.stanford.edu/murmann/adcsurvey.html; Lange, H., Schmale, S., Knoop, B., Peters-Drolshagen, D., Paul, S., Adc topology based on compressed sensing for low power brain monitoring (2015) Procedia Engineering, 120, pp. 315-319. , http://www.sciencedirect.com/science/article/pii/S1877705815022870; Atkin, E., Bulbakov, I., Ivanov, P., Ivanov, V., Malankin, E., Normanov, D., Sagdiev, I., Voronin, A., Readout channel with majority logic timestamp and digital peak detector for muon chambers of the cbm experiment (2016) Journal of Instrumentation, 11 (12), p. C12069. , http://stacks.iop.org/1748-0221/11/i=12/a=C12069; Liu, C.C., Chang, S.J., Huang, G.Y., Lin, Y.Z., A 10-bit 50-ms/s sar adc with a monotonic capacitor switching procedure (2010) IEEE Journal of Solid-State Circuits, 45 (4), pp. 731-740. , April; Tong, X., Ghovanloo, M., Energy-efficient switching scheme in sar adc for biomedical electronics (2015) Electronics Letters, 51 (9), pp. 676-678; Liang, Y., Zhu, Z., Ding, R., Sar adc architecture with 98. 8 % reduction in switching energy over conventional scheme (2015) Analog Integrated Circuits and Signal Processing, 84 (1), pp. 89-96. , http://dx.doi.org/10.1007/s10470-015-0539-6; Zhang, J., Ding, R., Zhu, Z., 99. 2% energy saving and high-linearity switching method for sar adcs (2016) Analog Integrated Circuits and Signal Processing, pp. 1-4. , http://dx.doi.org/10.1007/s10470-016-0895-x; Osipov, D., Paul, S., Two advanced energy-back sar adc architectures with 99. 21 and 99. 37 % reduction in switching energy (2016) Analog Integrated Circuits and Signal Processing, 87 (1), pp. 81-91. , http://dx.doi.org/10.1007/s10470-016-0707-3; Zhu, Z., Liang, Y., A 0. 6-v 38-nw 9. 4-enob 20-ks/s sar adc in 0. 18-CMOS for medical implant devices (2015) IEEE Transactions on Circuits and Systems I: Regular Papers, 62 (9), pp. 2167-2176. , Sept; Lee, P.C., Lin, J.Y., Hsieh, C.C., A 0. 4 v 1. 94 fj/conversionstep 10 bit 750 ks/s sar adc with input-range-adaptive switching (2016) IEEE Transactions on Circuits and Systems I: Regular Papers, 63 (12), pp. 2149-2157. , Dec; Osipov, D., Paul, S., Two-step reset method for energy-efficient sar adc switching schemes (2016) Electronics Letters, 52 (10), pp. 816-817; Van Elzakker, M., Van Tuijl, E., Geraedts, P., Schinkel, D., Klumperink, E.A.M., Nauta, B., A 10-bit charge-redistribution adc consuming 1. 9 w at 1 ms/s (2010) IEEE Journal of Solid-State Circuits, 45 (5), pp. 1007-1015. , May; Paul, S., Schlaffer, A.M., Nossek, J.A., Optimal charging of capacitors (2000) IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 47 (7), pp. 1009-1016; Sanyal, A., Sun, N., SAR ADC architecture with 98% reduction in switching energy over conventional scheme (2013) Electronics Letters, 49 (4), pp. 248-250. , Feb; Bai, W., Zhu, Z., A 0. 5-v 9. 3-enob 68-nw 10-ks/s sar adc in 0. 18-m CMOS for biomedical applications (2017) Microelectronics Journal, 59, pp. 40-46. , http://www.sciencedirect.com/science/article/pii/S0026269216302725; Liu, M.M., Demystifying switched capacitor circuits (2006) Newnes; Yue, X., Determining the reliable minimum unit capacitance for the dac capacitor array of sar adcs (2013) Microelectronics Journal, 44 (6), pp. 473-478},
sponsors={CMC Microsystems; CNRS-Alsace; Eurometropole Strasbourg; ICube; University of Strasbourg},
publisher={Institute of Electrical and Electronics Engineers Inc.},
isbn={9781509049905},
language={English},
abbrev_source_title={Proc. - IEEE Int. New Circuits Syst. Conf., NEWCAS},
document_type={Conference Paper},
source={Scopus},
}
