{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683688819144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683688819159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 23:20:19 2023 " "Processing started: Tue May 09 23:20:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683688819159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688819159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688819159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683688824795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2 " "Found entity 1: Computer_System_mm_interconnect_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830857 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830872 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830872 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830872 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830872 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830903 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830903 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_002 " "Found entity 2: Computer_System_mm_interconnect_1_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830903 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830966 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_005 " "Found entity 2: Computer_System_mm_interconnect_0_router_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830966 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830982 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830982 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830982 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_onchip_vga_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_vga_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_onchip_vga_buffer " "Found entity 1: Computer_System_onchip_vga_buffer" {  } { { "Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688830997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688830997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_char_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_char_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Char_Buffer " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Char_Buffer" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831060 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831060 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(236) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683688831060 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(237) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683688831060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831060 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831075 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688831247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831247 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(318) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683688831263 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(328) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683688831263 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(338) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683688831263 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(682) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683688831263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683688831403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_out_base_address DE1_SoC_Computer.v(324) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(324): object \"vga_out_base_address\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688831403 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(153) " "Output port \"LEDR\" at DE1_SoC_Computer.v(153) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688831419 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(104) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(104) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688831419 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(106) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(106) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688831419 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(112) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(112) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688831419 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(114) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(114) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688831419 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(147) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(147) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688831419 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(169) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(169) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688831419 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "read_dps_module.v 6 6 " "Using design file read_dps_module.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "compute.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831528 ""} { "Info" "ISGN_ENTITY_NAME" "2 signed_mult " "Found entity 2: signed_mult" {  } { { "compute.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831528 ""} { "Info" "ISGN_ENTITY_NAME" "3 M10K_256_32 " "Found entity 3: M10K_256_32" {  } { { "compute.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831528 ""} { "Info" "ISGN_ENTITY_NAME" "4 build_column " "Found entity 4: build_column" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831528 ""} { "Info" "ISGN_ENTITY_NAME" "5 generate_grid " "Found entity 5: generate_grid" {  } { { "generate_grid.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/generate_grid.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831528 ""} { "Info" "ISGN_ENTITY_NAME" "6 read_DPS_module " "Found entity 6: read_DPS_module" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688831528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683688831528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_DPS_module read_DPS_module:readOne " "Elaborating entity \"read_DPS_module\" for hierarchy \"read_DPS_module:readOne\"" {  } { { "DE1_SoC_Computer.v" "readOne" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data read_dps_module.v(31) " "Verilog HDL or VHDL warning at read_dps_module.v(31): object \"data\" assigned a value but never read" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688831575 "|DE1_SoC_Computer|read_DPS_module:readOne"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 read_dps_module.v(91) " "Verilog HDL assignment warning at read_dps_module.v(91): truncated value with size 9 to match size of target (8)" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688831575 "|DE1_SoC_Computer|read_DPS_module:readOne"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 read_dps_module.v(104) " "Verilog HDL assignment warning at read_dps_module.v(104): truncated value with size 32 to match size of target (9)" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688831575 "|DE1_SoC_Computer|read_DPS_module:readOne"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 read_dps_module.v(201) " "Verilog HDL assignment warning at read_dps_module.v(201): truncated value with size 32 to match size of target (8)" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688831575 "|DE1_SoC_Computer|read_DPS_module:readOne"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M10K_256_32 read_DPS_module:readOne\|M10K_256_32:mem_com_block " "Elaborating entity \"M10K_256_32\" for hierarchy \"read_DPS_module:readOne\|M10K_256_32:mem_com_block\"" {  } { { "read_dps_module.v" "mem_com_block" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_grid read_DPS_module:readOne\|generate_grid:grid " "Elaborating entity \"generate_grid\" for hierarchy \"read_DPS_module:readOne\|generate_grid:grid\"" {  } { { "read_dps_module.v" "grid" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fp_cyan generate_grid.v(16) " "Verilog HDL or VHDL warning at generate_grid.v(16): object \"fp_cyan\" assigned a value but never read" {  } { { "generate_grid.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/generate_grid.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688831700 "|DE1_SoC_Computer|read_DPS_module:readOne|generate_grid:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 generate_grid.v(133) " "Verilog HDL assignment warning at generate_grid.v(133): truncated value with size 32 to match size of target (9)" {  } { { "generate_grid.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/generate_grid.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688831700 "|DE1_SoC_Computer|read_DPS_module:readOne|generate_grid:grid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_mult read_DPS_module:readOne\|generate_grid:grid\|signed_mult:alpdel " "Elaborating entity \"signed_mult\" for hierarchy \"read_DPS_module:readOne\|generate_grid:grid\|signed_mult:alpdel\"" {  } { { "generate_grid.v" "alpdel" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/generate_grid.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "build_column read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one " "Elaborating entity \"build_column\" for hierarchy \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\"" {  } { { "generate_grid.v" "gen_block\[0\].col_one" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/generate_grid.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "initflag column.v(42) " "Verilog HDL or VHDL warning at column.v(42): object \"initflag\" assigned a value but never read" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688831856 "|DE1_SoC_Computer|read_DPS_module:readOne|generate_grid:grid|build_column:gen_block[0].col_one"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_edge column.v(48) " "Verilog HDL or VHDL warning at column.v(48): object \"left_edge\" assigned a value but never read" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688831856 "|DE1_SoC_Computer|read_DPS_module:readOne|generate_grid:grid|build_column:gen_block[0].col_one"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_edge column.v(49) " "Verilog HDL or VHDL warning at column.v(49): object \"right_edge\" assigned a value but never read" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688831856 "|DE1_SoC_Computer|read_DPS_module:readOne|generate_grid:grid|build_column:gen_block[0].col_one"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 column.v(250) " "Verilog HDL assignment warning at column.v(250): truncated value with size 32 to match size of target (8)" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688831856 "|DE1_SoC_Computer|read_DPS_module:readOne|generate_grid:grid|build_column:gen_block[0].col_one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|compute:next_node " "Elaborating entity \"compute\" for hierarchy \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|compute:next_node\"" {  } { { "column.v" "next_node" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688831903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arbriter.v 1 1 " "Using design file arbriter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arbriter " "Found entity 1: arbriter" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688833388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683688833388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbriter arbriter:genArbri " "Elaborating entity \"arbriter\" for hierarchy \"arbriter:genArbri\"" {  } { { "DE1_SoC_Computer.v" "genArbri" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(69) " "Verilog HDL assignment warning at arbriter.v(69): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(86) " "Verilog HDL assignment warning at arbriter.v(86): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(103) " "Verilog HDL assignment warning at arbriter.v(103): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(120) " "Verilog HDL assignment warning at arbriter.v(120): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(137) " "Verilog HDL assignment warning at arbriter.v(137): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(154) " "Verilog HDL assignment warning at arbriter.v(154): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(171) " "Verilog HDL assignment warning at arbriter.v(171): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(189) " "Verilog HDL assignment warning at arbriter.v(189): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(207) " "Verilog HDL assignment warning at arbriter.v(207): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(225) " "Verilog HDL assignment warning at arbriter.v(225): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(242) " "Verilog HDL assignment warning at arbriter.v(242): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(259) " "Verilog HDL assignment warning at arbriter.v(259): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(276) " "Verilog HDL assignment warning at arbriter.v(276): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(293) " "Verilog HDL assignment warning at arbriter.v(293): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(310) " "Verilog HDL assignment warning at arbriter.v(310): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(327) " "Verilog HDL assignment warning at arbriter.v(327): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(344) " "Verilog HDL assignment warning at arbriter.v(344): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(361) " "Verilog HDL assignment warning at arbriter.v(361): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(378) " "Verilog HDL assignment warning at arbriter.v(378): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(395) " "Verilog HDL assignment warning at arbriter.v(395): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(412) " "Verilog HDL assignment warning at arbriter.v(412): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(428) " "Verilog HDL assignment warning at arbriter.v(428): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(445) " "Verilog HDL assignment warning at arbriter.v(445): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(462) " "Verilog HDL assignment warning at arbriter.v(462): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(479) " "Verilog HDL assignment warning at arbriter.v(479): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(496) " "Verilog HDL assignment warning at arbriter.v(496): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(513) " "Verilog HDL assignment warning at arbriter.v(513): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(530) " "Verilog HDL assignment warning at arbriter.v(530): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(547) " "Verilog HDL assignment warning at arbriter.v(547): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(564) " "Verilog HDL assignment warning at arbriter.v(564): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(581) " "Verilog HDL assignment warning at arbriter.v(581): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(598) " "Verilog HDL assignment warning at arbriter.v(598): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(615) " "Verilog HDL assignment warning at arbriter.v(615): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(632) " "Verilog HDL assignment warning at arbriter.v(632): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833419 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(649) " "Verilog HDL assignment warning at arbriter.v(649): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(666) " "Verilog HDL assignment warning at arbriter.v(666): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(683) " "Verilog HDL assignment warning at arbriter.v(683): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(700) " "Verilog HDL assignment warning at arbriter.v(700): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(717) " "Verilog HDL assignment warning at arbriter.v(717): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(734) " "Verilog HDL assignment warning at arbriter.v(734): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(751) " "Verilog HDL assignment warning at arbriter.v(751): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(768) " "Verilog HDL assignment warning at arbriter.v(768): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(785) " "Verilog HDL assignment warning at arbriter.v(785): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(802) " "Verilog HDL assignment warning at arbriter.v(802): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(819) " "Verilog HDL assignment warning at arbriter.v(819): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(836) " "Verilog HDL assignment warning at arbriter.v(836): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(853) " "Verilog HDL assignment warning at arbriter.v(853): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(870) " "Verilog HDL assignment warning at arbriter.v(870): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(887) " "Verilog HDL assignment warning at arbriter.v(887): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(904) " "Verilog HDL assignment warning at arbriter.v(904): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(921) " "Verilog HDL assignment warning at arbriter.v(921): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(938) " "Verilog HDL assignment warning at arbriter.v(938): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(955) " "Verilog HDL assignment warning at arbriter.v(955): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(972) " "Verilog HDL assignment warning at arbriter.v(972): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(989) " "Verilog HDL assignment warning at arbriter.v(989): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1006) " "Verilog HDL assignment warning at arbriter.v(1006): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1023) " "Verilog HDL assignment warning at arbriter.v(1023): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1040) " "Verilog HDL assignment warning at arbriter.v(1040): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1057) " "Verilog HDL assignment warning at arbriter.v(1057): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1074) " "Verilog HDL assignment warning at arbriter.v(1074): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1091) " "Verilog HDL assignment warning at arbriter.v(1091): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1108) " "Verilog HDL assignment warning at arbriter.v(1108): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1125) " "Verilog HDL assignment warning at arbriter.v(1125): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 arbriter.v(1142) " "Verilog HDL assignment warning at arbriter.v(1142): truncated value with size 54 to match size of target (32)" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833434 "|DE1_SoC_Computer|arbriter:genArbri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688833716 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688833716 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833716 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688833716 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833747 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683688833747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688833747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683688833762 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688833762 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688833809 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688833809 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833809 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688833825 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688833825 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688833825 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683688833825 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688833981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834106 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688834106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688834153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688834153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834341 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1683688834341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834356 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834356 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834356 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834356 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834356 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834356 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_AV_Config Computer_System:The_System\|Computer_System_AV_Config:av_config " "Elaborating entity \"Computer_System_AV_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\"" {  } { { "Computer_System/synthesis/Computer_System.v" "av_config" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834590 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834637 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688834653 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Onchip_SRAM Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_Onchip_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "onchip_sram" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "the_altsyncram" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834762 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688834762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1k52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1k52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1k52 " "Found entity 1: altsyncram_1k52" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688834809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688834809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1k52 Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated " "Elaborating entity \"altsyncram_1k52\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pixel_dma_addr_translation" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM Computer_System:The_System\|Computer_System_SDRAM:sdram " "Elaborating entity \"Computer_System_SDRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sdram" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM_input_efifo_module Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module " "Elaborating entity \"Computer_System_SDRAM_input_efifo_module\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "the_Computer_System_SDRAM_input_efifo_module" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834966 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683688834966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688834981 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688834981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "reset_from_locked" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688834997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Alpha_Blender Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Alpha_Blender\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_alpha_blender" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_normal Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_normal\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "alpha_blender" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "r_times_alpha" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 9 " "Parameter \"lpm_widtha\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 9 " "Parameter \"lpm_widthb\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835122 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688835122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i5n " "Found entity 1: mult_i5n" {  } { { "db/mult_i5n.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mult_i5n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688835169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688835169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i5n Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\|mult_i5n:auto_generated " "Elaborating entity \"mult_i5n\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\|mult_i5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Char_Buffer Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Char_Buffer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_char_buffer" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835372 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688835372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dd2 " "Found entity 1: altsyncram_6dd2" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688835403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688835403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dd2 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated " "Elaborating entity \"altsyncram_6dd2\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Character_Rom" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835465 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688835465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggo1 " "Found entity 1: altsyncram_ggo1" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ggo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688835512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688835512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggo1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated " "Elaborating entity \"altsyncram_ggo1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_controller" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688835559 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688835559 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_dual_clock_fifo" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688835825 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688835825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688835872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688835872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688835903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688835903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688835950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688835950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688835997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688835997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688835997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_PLL Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pll" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_PLL_video_pll Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "video_pll" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "altera_pll_i" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836403 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683688836418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.333333 MHz " "Parameter \"output_clock_frequency2\" = \"33.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836418 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688836418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_dma" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(234) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(234): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688836434 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(235) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(235): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688836434 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(240) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(240): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688836434 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(319) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(319): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688836434 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "Image_Buffer" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688836622 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688836622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/scfifo_1bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_dpfifo_m2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/scfifo_1bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_f3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m2a1.tdf" "almost_full_comparer" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_dpfifo_m2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_m2a1.tdf" "three_comparison" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_dpfifo_m2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m2a1.tdf" "rd_ptr_msb" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_dpfifo_m2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_m2a1.tdf" "usedw_counter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_dpfifo_m2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688836934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688836934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_m2a1.tdf" "wr_ptr" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_dpfifo_m2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_fifo" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688836965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837137 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688837137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2q1 " "Found entity 1: dcfifo_v2q1" {  } { { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_v2q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated " "Elaborating entity \"dcfifo_v2q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_v2q1.tdf" "fifo_ram" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_v2q1.tdf" "rs_dgwp" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_v2q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_v2q1.tdf" "ws_dgrp" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_v2q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_rgb_resampler" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688837543 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "rst_controller" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_onchip_vga_buffer Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer " "Elaborating entity \"Computer_System_onchip_vga_buffer\" for hierarchy \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\"" {  } { { "Computer_System/synthesis/Computer_System.v" "onchip_vga_buffer" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v" "the_altsyncram" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 307200 " "Parameter \"maximum_depth\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688837590 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688837590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mp02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mp02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mp02 " "Found entity 1: altsyncram_mp02" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mp02 Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated " "Elaborating entity \"altsyncram_mp02\" for hierarchy \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_mp02.tdf" "decode2" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688837871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688837871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|mux_jhb:mux4 " "Elaborating entity \"mux_jhb\" for hierarchy \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|mux_jhb:mux4\"" {  } { { "db/altsyncram_mp02.tdf" "mux4" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688837918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_char_buffer_slave_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s2_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_vga_buffer_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_vga_buffer_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_vga_buffer_s2_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_agent" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_char_buffer_slave_agent" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_char_buffer_slave_agent_rsp_fifo" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_char_buffer_slave_agent_rdata_fifo" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s2_agent" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s2_agent_rsp_fifo" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s2_agent_rdata_fifo" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_004" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_005" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_char_buffer_slave_burst_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688838496 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683688838496 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s2_burst_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838887 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683688838887 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683688838887 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838918 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683688838934 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683688838934 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688838981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688838981 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688838981 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688838981 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688839043 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688839043 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683688839043 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "av_config_avalon_av_config_slave_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_control_slave_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "pixel_dma_addr_translation_slave_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "av_config_avalon_av_config_slave_agent" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "av_config_avalon_av_config_slave_agent_rsp_fifo" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router " "Elaborating entity \"Computer_System_mm_interconnect_1_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_002" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "av_config_avalon_av_config_slave_burst_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Computer_System_mm_interconnect_2\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_2" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pixel_dma_addr_translation_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pixel_dma_addr_translation_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "pixel_dma_addr_translation_master_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "vga_subsystem_pixel_dma_control_slave_translator" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_002\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_002" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688839824 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1683688841449 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cf84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cf84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cf84 " "Found entity 1: altsyncram_cf84" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688853292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688853292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mux_ilc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688853682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688853682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688853823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688853823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bci " "Found entity 1: cntr_bci" {  } { { "db/cntr_bci.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cntr_bci.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688854057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688854057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688854120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688854120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cntr_3vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688854245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688854245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cntr_59i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688854417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688854417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688854479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688854479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688854589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688854589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688854636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688854636 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688855401 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683688855807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.09.23:20:58 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2023.05.09.23:20:58 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688858120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688859385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688859463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688860544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688860623 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688860716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688860810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688860810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688860810 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683688861488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688861693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688861693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688861755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688861755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688861771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688861771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688861833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688861833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688861912 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688861912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688861912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688861974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688861974 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 69 2 0 } } { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 207 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_v2q1:auto_generated|altsyncram_ra81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 377 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 190 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 126 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683688863911 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 25 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/Computer_System.v" 588 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 566 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688863911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683688863911 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683688863911 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683688869473 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683688869473 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "65 " "Inferred 65 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "read_DPS_module:readOne\|M10K_256_32:mem_com_block\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"read_DPS_module:readOne\|M10K_256_32:mem_com_block\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683688881207 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683688881207 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "87 " "Inferred 87 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_llmacmult\"" {  } { { "compute.v" "Mult0~mult_llmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|compute:next_node\|signed_mult:newval\|Mult0~mult_hhmacmult\"" {  } { { "compute.v" "Mult0~mult_hhmacmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/compute.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:b_times_one_minus_alpha\|mult_i5n:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:b_times_one_minus_alpha\|mult_i5n:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_i5n.v" "Mult0~macmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mult_i5n.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:g_times_one_minus_alpha\|mult_i5n:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:g_times_one_minus_alpha\|mult_i5n:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_i5n.v" "Mult0~macmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mult_i5n.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_one_minus_alpha\|mult_i5n:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_one_minus_alpha\|mult_i5n:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_i5n.v" "Mult0~macmult" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mult_i5n.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688881222 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683688881222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_DPS_module:readOne\|M10K_256_32:mem_com_block\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"read_DPS_module:readOne\|M10K_256_32:mem_com_block\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688881269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_DPS_module:readOne\|M10K_256_32:mem_com_block\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"read_DPS_module:readOne\|M10K_256_32:mem_com_block\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881269 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688881269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hk1 " "Found entity 1: altsyncram_7hk1" {  } { { "db/altsyncram_7hk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_7hk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688881316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688881316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688881347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688881347 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688881347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kk1 " "Found entity 1: altsyncram_1kk1" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688881394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688881394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688883238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883238 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688883238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ol01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ol01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ol01 " "Found entity 1: mult_ol01" {  } { { "db/mult_ol01.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mult_ol01.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688883300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688883300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|lpm_mult:Mult0_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688883363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|lpm_mult:Mult0_rtl_1 " "Instantiated megafunction \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|compute:next_node\|signed_mult:newval\|lpm_mult:Mult0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688883363 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688883363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sc01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sc01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sc01 " "Found entity 1: mult_sc01" {  } { { "db/mult_sc01.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mult_sc01.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688883410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688883410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:b_times_one_minus_alpha\|mult_i5n:auto_generated\|lpm_mult:Mult0_rtl_84 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:b_times_one_minus_alpha\|mult_i5n:auto_generated\|lpm_mult:Mult0_rtl_84\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688885503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:b_times_one_minus_alpha\|mult_i5n:auto_generated\|lpm_mult:Mult0_rtl_84 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:b_times_one_minus_alpha\|mult_i5n:auto_generated\|lpm_mult:Mult0_rtl_84\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688885503 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683688885503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oi01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oi01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oi01 " "Found entity 1: mult_oi01" {  } { { "db/mult_oi01.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/mult_oi01.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688885550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688885550 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "44 " "44 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683688886722 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "237 " "Ignored 237 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "237 " "Ignored 237 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 5 1683688893315 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 5 1683688893315 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 157 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1683688893955 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 8 1683688893955 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "13240 " "Ignored 13240 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "13240 " "Ignored 13240 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1683688894743 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1683688894743 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 199 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 199 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 199 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 199 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 208 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 223 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 229 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 230 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 232 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 236 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 244 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 244 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 244 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 244 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 250 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 257 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688902258 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683688902258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683688902258 "|DE1_SoC_Computer|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683688902258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688903727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1094 " "1094 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683688912492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683688913585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683688914757 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 339 1225 0 0 886 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 339 of its 1225 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 886 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1683689067152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "30 0 4 0 0 " "Adding 30 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683689068027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683689068027 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683689069308 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683689069308 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683689069324 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683689069324 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683689069355 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683689069355 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683689069355 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683689069355 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683689069355 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1683689069355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 170 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689070964 "|DE1_SoC_Computer|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683689070964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68086 " "Implemented 68086 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683689071058 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683689071058 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683689071058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63910 " "Implemented 63910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683689071058 ""} { "Info" "ICUT_CUT_TM_RAMS" "3039 " "Implemented 3039 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683689071058 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683689071058 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1683689071058 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "109 " "Implemented 109 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683689071058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683689071058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 401 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 401 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5863 " "Peak virtual memory: 5863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683689071308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 23:24:31 2023 " "Processing ended: Tue May 09 23:24:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683689071308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:12 " "Elapsed time: 00:04:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683689071308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:45 " "Total CPU time (on all processors): 00:06:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683689071308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683689071308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683689074120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683689074136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 23:24:32 2023 " "Processing started: Tue May 09 23:24:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683689074136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683689074136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683689074136 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683689074386 ""}
{ "Info" "0" "" "Project  = DE1_SoC_Computer" {  } {  } 0 0 "Project  = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1683689074386 ""}
{ "Info" "0" "" "Revision = DE1_SoC_Computer" {  } {  } 0 0 "Revision = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1683689074386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683689075074 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683689075417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683689075464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683689075464 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683689075511 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683689075511 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683689075542 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683689075542 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683689076308 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683689076339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683689081167 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683689083135 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 368 " "No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683689083838 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 1364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1683689083885 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1683689083885 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683689093900 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G13 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683689095712 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G9 " "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683689095712 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2948 global CLKCTRL_G6 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2948 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683689095712 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G7 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683689095712 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683689095712 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 29138 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 29138 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683689095712 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 3265 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 3265 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1683689095712 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683689095712 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683689095712 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683689095712 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683689100415 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683689100415 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683689100587 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683689100665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683689100665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101352 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101368 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101383 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683689101383 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683689101399 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683689101399 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683689101399 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683689101399 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683689101399 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1683689101399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683689101399 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101399 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101399 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683689101399 ""}  } { { "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683689101399 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683689101555 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683689101555 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683689101555 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683689101555 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683689101555 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683689101555 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683689101618 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683689101618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683689102087 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1683689102087 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683689102102 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1683689102102 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683689102118 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683689102118 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683689102118 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683689103696 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683689103930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683689103946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683689103993 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 37633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 37256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 36879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 31978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 31601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 31224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 30847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 25945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 25568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 25191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 24814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 19913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 19536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 19159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 18782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 36502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 36125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 35748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 35371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 30470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 30093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 29716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 29339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 24437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 24060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 23683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 23306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 18405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 18028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 17651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 17274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 34994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 28962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 22929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 16897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 34617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 28585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 22552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 16520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 34240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 28208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 22175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 16143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 33863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 27831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 21798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 15766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 33486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 33109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 32732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 32355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 27454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 27077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 26700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 26323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 21421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 21044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 20667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 20290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 15389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 15012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 14635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|state.0000 " "Can't pack node read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|state.0000 to I/O pin" {  } { { "column.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/column.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 14258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "arbriter:genArbri\|state_arbr.001 " "Can't pack node arbriter:genArbri\|state_arbr.001 to I/O pin" {  } { { "arbriter.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/arbriter.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 8888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 266149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683689104165 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683689104165 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1683689104165 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683689104165 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683689104258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683689104258 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683689104305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683689108836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683689108883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O input buffer " "Packed 2 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683689108883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "58 I/O output buffer " "Packed 58 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683689108883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "15 " "Created 15 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1683689108883 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683689108883 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683689111054 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683689111054 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683689111054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683689114710 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "397 M10K block " "Selected device has 397 RAM location(s) of type M10K block.  However, the current design needs more than 397 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10117 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10151 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10185 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10219 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10253 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10287 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10321 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10355 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9845 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9879 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9913 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9947 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9981 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10015 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10049 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10083 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9301 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9335 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9369 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9403 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9437 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9471 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9505 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9539 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9573 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9641 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9675 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9709 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9743 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9777 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9811 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8791 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8825 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8859 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8893 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8927 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8961 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8995 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9029 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9063 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9097 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9131 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9165 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9199 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9233 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9267 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 53 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 87 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 121 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 155 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 189 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 223 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 257 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 291 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1141 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1175 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1209 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1243 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1311 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1345 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1379 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2229 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2263 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2297 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2331 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2365 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2399 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2433 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2467 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3317 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3351 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3385 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3419 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3453 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3521 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3555 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 325 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 359 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 393 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 461 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 495 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 529 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 563 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1413 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1447 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1481 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1515 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1549 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1583 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1617 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1651 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2501 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2535 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2569 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2603 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2671 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2705 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2739 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3589 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3623 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3657 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3691 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3725 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3759 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3793 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3827 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 597 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 631 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 665 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 699 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 733 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 767 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 801 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 835 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1685 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1719 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1753 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1821 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1855 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1889 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1923 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2773 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2807 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2841 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2875 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2909 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2943 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2977 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3011 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3861 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3895 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3929 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3963 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3997 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4031 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4065 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4099 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 869 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 903 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 971 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1005 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1039 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1073 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1107 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1957 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1991 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2025 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2059 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2093 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2161 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2195 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3045 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3079 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3113 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3147 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3181 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3215 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3249 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3283 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4133 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4167 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4201 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4235 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4269 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4303 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4371 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4405 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4439 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4473 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4507 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4541 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4575 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4609 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4643 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5493 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5527 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5561 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5595 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5629 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5663 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5731 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6581 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6615 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6649 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6683 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6717 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6751 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6785 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6819 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7669 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7703 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7737 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7771 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7805 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7839 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7873 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4677 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4711 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4745 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4779 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4813 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4881 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4915 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5765 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5799 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5833 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5867 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5901 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5935 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5969 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6003 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6853 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6887 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6921 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6955 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6989 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7023 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7057 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7091 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7941 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7975 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8009 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8043 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8077 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8111 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8145 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8179 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4949 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4983 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5017 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5051 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5085 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5119 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5153 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6037 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6071 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6105 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6139 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6173 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6207 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6241 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6275 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7125 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7159 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7193 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7227 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7261 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7295 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7329 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7363 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8213 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8281 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8315 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8349 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8383 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8417 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8451 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5221 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5255 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5289 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5323 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5357 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5391 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5425 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5459 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6309 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6343 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6377 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6411 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6445 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6479 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6513 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7431 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7465 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7499 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7533 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7567 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7601 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7635 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8485 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8519 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8553 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8587 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8621 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8655 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8689 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8723 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[1\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[2\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[3\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[0\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[1\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[2\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[3\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[16\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[17\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[18\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[19\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[32\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[33\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[34\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[35\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[48\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[49\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[50\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[51\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[4\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[5\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[6\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[7\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[20\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[21\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[22\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[23\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[36\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[37\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[38\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[39\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[52\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[53\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[54\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[55\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[8\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[24\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[40\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[56\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[9\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[25\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[41\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[57\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[10\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[26\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[42\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[58\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[11\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[27\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[43\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[59\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[12\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[13\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[14\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[15\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[28\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[29\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[30\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[31\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[44\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[45\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[46\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[47\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[60\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[61\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[62\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 67 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 97 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 37 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8 " "Node \"read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1kk1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1kk1.tdf" 277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|generate_grid:grid\|build_column:gen_block\[63\].col_one\|M10K_256_32:u\|altsyncram:mem_rtl_0\|altsyncram_1kk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\|q_a\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ggo1.tdf" 32 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|read_val\[0\] " "Node \"read_DPS_module:readOne\|read_val\[0\]\"" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 39 -1 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|read_val\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|read_val\[1\] " "Node \"read_DPS_module:readOne\|read_val\[1\]\"" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 39 -1 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|read_val\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|read_val\[2\] " "Node \"read_DPS_module:readOne\|read_val\[2\]\"" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 39 -1 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|read_val\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|read_val\[3\] " "Node \"read_DPS_module:readOne\|read_val\[3\]\"" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 39 -1 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|read_val\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|read_val\[4\] " "Node \"read_DPS_module:readOne\|read_val\[4\]\"" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 39 -1 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|read_val\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|read_val\[5\] " "Node \"read_DPS_module:readOne\|read_val\[5\]\"" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 39 -1 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|read_val\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|read_val\[6\] " "Node \"read_DPS_module:readOne\|read_val\[6\]\"" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 39 -1 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|read_val\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "read_DPS_module:readOne\|read_val\[7\] " "Node \"read_DPS_module:readOne\|read_val\[7\]\"" {  } { { "read_dps_module.v" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/read_dps_module.v" 39 -1 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read_DPS_module:readOne\|read_val\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 70 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 101 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 132 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 163 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 194 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 225 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 256 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 287 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 349 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 380 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 411 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 442 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 473 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 504 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 535 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 566 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 597 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 628 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 659 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 690 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 721 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 752 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 783 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 814 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 845 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 876 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 938 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 969 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1000 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1031 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1062 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1093 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1124 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1155 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1186 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1248 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1279 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1310 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1341 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1372 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1403 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1434 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1465 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1496 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1527 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1558 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1589 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1620 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1651 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1682 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1713 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1744 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1775 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1806 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1837 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1868 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1899 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1930 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1961 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 1992 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2023 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2054 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2085 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2116 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2147 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2178 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2209 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2240 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2271 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2302 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2333 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2364 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2395 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a77 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2426 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a78 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a79 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2488 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a80 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2519 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a81 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2550 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a82 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2581 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a83 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2612 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a84 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2643 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a85 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2674 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a86 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2705 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a87 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2736 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a88 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2767 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a89 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2798 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a90 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2829 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a91 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2860 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a92 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2891 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a93 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2922 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a94 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2953 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a95 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 2984 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a96 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3015 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a97 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3046 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a98 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3077 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a99 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3139 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3170 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3201 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3232 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3263 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3294 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3325 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3356 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3387 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3418 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3449 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3480 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3511 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3542 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3573 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3604 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3635 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3666 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3728 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3759 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3790 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3821 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3852 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3883 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3914 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3945 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 3976 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4007 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4038 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4069 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4100 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4131 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4162 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4193 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4224 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4255 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4286 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4317 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4379 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4410 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4441 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4472 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4503 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4534 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4565 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4596 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4627 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4658 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4689 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4720 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4751 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4782 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4813 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4844 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4875 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4906 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4968 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 4999 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5030 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5061 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5092 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5123 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5154 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5185 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5216 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5278 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5309 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5340 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5371 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5402 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5433 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5464 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5495 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5526 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5557 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5588 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5619 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5650 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5681 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5712 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5743 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5774 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5805 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5836 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5867 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5898 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5929 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a191 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5960 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a192 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 5991 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a193 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6022 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a194 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6053 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a195 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6084 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a196 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6115 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a197 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6146 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a198 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6177 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a199 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6208 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a200 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6239 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a201 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6270 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a202 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6301 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a203 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6332 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a204 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6363 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a205 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6394 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a206 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6425 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a207 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6456 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a208 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a209 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6518 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a210 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6549 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a211 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6580 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a212 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6611 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a213 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6642 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a214 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6673 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a215 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6704 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a216 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6735 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a217 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6766 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a218 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6797 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a219 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6828 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a220 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6859 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a221 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6890 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a222 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6921 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a223 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6952 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a224 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 6983 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a225 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7014 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a226 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7045 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a227 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7076 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a228 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7107 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a229 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a230 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7169 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a231 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7200 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a232 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7231 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a233 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7262 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a234 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7293 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a235 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7324 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a236 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7355 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a237 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7386 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a238 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7417 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a239 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7448 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a240 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7479 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a241 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7510 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a242 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7541 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a243 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7572 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a244 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7603 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a245 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7634 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a246 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7665 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a247 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7696 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a248 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a249 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7758 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a250 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7789 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a251 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7820 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a252 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7851 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a253 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7882 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a254 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7913 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a255 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7944 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a256 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 7975 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a257 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8006 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a258 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8037 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a259 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8068 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a260 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8099 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a261 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8130 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a262 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8161 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a263 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8192 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a264 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8223 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a265 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8254 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a266 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8285 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a267 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8316 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a268 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8347 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a269 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a270 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8409 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a271 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8440 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a272 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8471 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a273 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8502 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a274 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8533 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a275 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8564 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a276 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8595 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a277 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8626 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a278 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8657 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a279 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8688 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a280 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8719 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a281 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8750 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a282 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8781 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a283 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8812 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a284 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8843 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a285 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8874 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a286 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8905 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a287 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8936 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a288 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a289 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 8998 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a290 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9029 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a291 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9060 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a292 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9091 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a293 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9122 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a294 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9153 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a295 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9184 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a296 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9215 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a297 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9246 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a298 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a299 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9308 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a300 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9339 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a301 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9370 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a302 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9401 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a303 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9432 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a304 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9463 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a305 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9494 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a306 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9525 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a307 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9556 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a308 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9587 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a309 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9618 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a310 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9649 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a311 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9680 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a312 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9711 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a313 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9742 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a314 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9773 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a315 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9804 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a316 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9835 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a317 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9866 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a318 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9897 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a319 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9928 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a320 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9959 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a321 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 9990 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a322 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10021 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a323 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10052 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a324 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10083 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a325 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10114 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a326 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10145 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a327 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10176 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a328 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10207 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a329 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10238 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a330 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10269 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a331 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10300 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a332 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10331 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a333 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10362 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a334 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10393 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a335 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10424 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a336 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10455 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a337 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10486 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a338 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a339 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10548 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a340 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10579 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a341 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10610 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a342 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10641 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a343 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10672 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a344 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10703 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a345 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10734 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a346 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10765 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a347 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10796 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a348 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10827 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a349 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10858 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a350 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10889 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a351 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10920 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a352 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10951 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a353 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 10982 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a354 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11013 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a355 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11044 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a356 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11075 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a357 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11106 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a358 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11137 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a359 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a360 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11199 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a361 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11230 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a362 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11261 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a363 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11292 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a364 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11323 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a365 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11354 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a366 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11385 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a367 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11416 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a368 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11447 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a369 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11478 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a370 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11509 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a371 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11540 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a372 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11571 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a373 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11602 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a374 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11633 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a375 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11664 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a376 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11695 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a377 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11726 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a378 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a379 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11788 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a380 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11819 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a381 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11850 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a382 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11881 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a383 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11912 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a384 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11943 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a385 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 11974 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a386 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12005 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a387 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12036 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a388 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12067 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a389 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12098 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a390 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12129 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a391 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12160 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a392 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12191 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a393 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12222 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a394 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12253 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a395 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12284 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a396 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12315 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a397 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12346 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a398 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12377 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a399 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a400 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12439 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a401 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12470 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a402 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12501 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a403 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12532 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a404 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12563 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a405 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12594 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a406 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12625 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a407 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12656 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a408 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12687 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a409 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12718 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a410 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12749 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a411 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12780 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a412 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12811 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a413 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12842 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a414 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12873 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a415 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12904 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a416 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12935 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a417 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12966 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a418 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 12997 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a419 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13028 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a420 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13059 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a421 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13090 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a422 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13121 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a423 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13152 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a424 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13183 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a425 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13214 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a426 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13245 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a427 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13276 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a428 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a429 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13338 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a430 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13369 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a431 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13400 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a432 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13431 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a433 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13462 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a434 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13493 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a435 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13524 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a436 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13555 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a437 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13586 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a438 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13617 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a439 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13648 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a440 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13679 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a441 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13710 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a442 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13741 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a443 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13772 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a444 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13803 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a445 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13834 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a446 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13865 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a447 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13896 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a448 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13927 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a449 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13958 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a450 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 13989 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a451 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14020 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a452 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14051 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a453 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14082 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a454 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14113 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a455 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14144 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a456 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14175 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a457 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14206 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a458 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14237 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a459 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14268 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a460 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14299 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a461 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14330 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a462 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14361 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a463 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14392 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a464 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14423 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a465 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14454 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a466 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14485 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a467 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14516 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a468 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a469 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14578 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a470 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14609 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a471 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14640 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a472 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14671 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a473 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14702 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a474 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14733 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a475 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14764 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a476 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14795 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a477 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14826 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a478 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14857 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a479 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14888 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a480 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14919 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a481 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14950 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a482 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 14981 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a483 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15012 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a484 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15043 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a485 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15074 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a486 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15105 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a487 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15136 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a488 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15167 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a489 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a490 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15229 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a491 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15260 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a492 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15291 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a493 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15322 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a494 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15353 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a495 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15384 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a496 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15415 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a497 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15446 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a498 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15477 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a499 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15508 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a500 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15539 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a501 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15570 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a502 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15601 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a503 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15632 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a504 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15663 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a505 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15694 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a506 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15725 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a507 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15756 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a508 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a509 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15818 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a510 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15849 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a511 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15880 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a512 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15911 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a513 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15942 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a514 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 15973 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a515 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16004 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a516 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16035 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a517 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16066 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a518 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16097 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a519 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16128 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a520 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16159 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a521 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16190 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a522 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16221 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a523 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16252 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a524 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16283 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a525 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16314 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a526 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16345 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a527 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16376 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a528 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16407 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a529 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a530 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16469 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a531 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16500 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a532 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16531 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a533 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16562 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a534 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16593 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a535 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16624 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a536 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16655 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a537 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16686 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a538 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16717 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a539 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16748 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a540 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16779 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a541 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16810 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a542 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16841 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a543 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16872 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a544 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16903 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a545 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16934 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a546 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16965 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a547 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 16996 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a548 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17027 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a549 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17058 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a550 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17089 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a551 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17120 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a552 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17151 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a553 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17182 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a554 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17213 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a555 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17244 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a556 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17275 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a557 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17306 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a558 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a559 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17368 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a560 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17399 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a561 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17430 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a562 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17461 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a563 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17492 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a564 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17523 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a565 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17554 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a566 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17585 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a567 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17616 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a568 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17647 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a569 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17678 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a570 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17709 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a571 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17740 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a572 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17771 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a573 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17802 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a574 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17833 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a575 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17864 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a576 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17895 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a577 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17926 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a578 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17957 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a579 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 17988 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a580 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18019 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a581 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18050 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a582 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18081 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a583 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18112 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a584 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18143 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a585 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18174 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a586 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18205 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a587 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18236 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a588 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18267 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a589 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18298 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a590 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18329 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a591 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18360 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a592 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18391 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a593 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18422 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a594 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18453 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a595 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_cf84.tdf" 18484 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_cf84:auto_generated\|ram_block1a595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683689120350 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1683689120350 ""}  } { { "c:/programs/intelfpga/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1683689120350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683689120475 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.03 " "Total time spent on timing analysis during the Fitter is 4.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683689120475 ""}
