-------------------------------------
| Tool Version : Vivado v.2024.1
| Date         : Mon Oct  7 17:11:16 2024
| Host         : BDCGEHARRIS01
| Design       : design_1
| Device       : xcau25p-ffvb676-2-E-
-------------------------------------

For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US

***********************
Running Pre-CRP Checker
***********************
Number of global clocks: 9
	Number of BUFGCE: 3
	Number of BUFGCE_HDIO: 0
	Number of BUFG_CTRL: 0
	Number of BUFGCE_DIV: 0
	Number of BUFG_GT: 6
	Number of BUFG_PS: 0
	Number of BUFG_FABRIC: 0
	Running suboptimal placement checker for 6 BUFG_GT clocks (and their loads)...
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
	Running suboptimal placement checker for 7 clocks (and their loads) which do not have the CLOCK_LOW_FANOUT property but have a fanout less than 2000...
Pre-CRP Checker took 0 secs

********************************
Clock Net Route Info (CRP Input)
********************************
Clock 1: PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK
	Clock source type: BUFG_GT
	Clock source region: X3Y1
	Clock regions with locked loads: X3Y0 X3Y1 
	initial rect ((2, 0), (3, 1))

Clock 2: Top_DFX_Main_inst/McuClock
	Clock source type: BUFGCE
	Clock source region: X0Y1
	initial rect ((0, 0), (3, 3))

Clock 3: PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK
	Clock source type: BUFG_GT
	Clock source region: X3Y1
	Clock regions with locked loads: X3Y0 
	initial rect ((2, 0), (3, 1))

Clock 4: PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0
	Clock source type: BUFG_GT
	Clock source region: X3Y1
	Clock regions with locked loads: X3Y1 
	initial rect ((2, 0), (3, 1))

Clock 5: PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT
	Clock source type: BUFG_GT
	Clock source region: X3Y1
	Clock regions with locked loads: X3Y0 X3Y1 
	initial rect ((3, 0), (3, 1))

Clock 6: PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0
	Clock source type: BUFGCE
	Clock source region: X0Y0
	initial rect ((0, 0), (2, 1))

Clock 7: PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE
	Clock source type: BUFGCE
	Clock source region: X0Y0
	initial rect ((0, 0), (2, 0))

Clock 8: PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X3Y1
	initial rect ((3, 0), (3, 1))

Clock 9: PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK
	Clock source type: BUFG_GT
	Clock source region: X3Y1
	initial rect ((3, 0), (3, 1))



*****************
User Constraints:
*****************
No user constraints found


