
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 409.219 ; gain = 96.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_audio' [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_audio.v:22]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tone_clock_divider' [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/tone_clock_divider.v:31]
INFO: [Synth 8-6155] done synthesizing module 'tone_clock_divider' (1#1) [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/tone_clock_divider.v:31]
INFO: [Synth 8-6157] synthesizing module 'tone_switcher' [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/tone_switcher.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tone_switcher' (2#1) [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/tone_switcher.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_tx.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter TICKS_PER_BIT bound to: 868 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
WARNING: [Synth 8-5788] Register shift_reg_reg in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_tx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_tx.v:1]
WARNING: [Synth 8-5788] Register song_index_reg in module uart_audio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_audio.v:114]
INFO: [Synth 8-6155] done synthesizing module 'uart_audio' (4#1) [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_audio.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (5#1) [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 464.109 ; gain = 151.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 464.109 ; gain = 151.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 464.109 ; gain = 151.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/constrs_1/imports/CS_M152A_Labs/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/constrs_1/imports/CS_M152A_Labs/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/constrs_1/imports/CS_M152A_Labs/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 787.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 787.270 ; gain = 474.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 787.270 ; gain = 474.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 787.270 ; gain = 474.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter_C4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_C4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_D4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_D4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_E4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_E4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_F4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_F4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_G4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_G4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_A4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_A4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_B4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_B4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_C5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_C5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 787.270 ; gain = 474.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tone_clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module tone_switcher 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 6     
Module uart_audio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/counter_C4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/temp_C4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/counter_D4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/temp_D4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/counter_E4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/temp_E4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/counter_F4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/temp_F4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/counter_G4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/temp_G4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/counter_A4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/temp_A4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/counter_B4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/temp_B4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/counter_C5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart_audio_inst/tones/temp_C5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "uart_audio_inst/uart_transmitter/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/tx_data_reg[7]' (FDCE) to 'uart_audio_inst/tx_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/tx_data_reg[6]' (FDCE) to 'uart_audio_inst/tx_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/tx_data_reg[5]' (FDCE) to 'uart_audio_inst/tx_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/tx_data_reg[4]' (FDCE) to 'uart_audio_inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/tx_data_reg[3]' (FDCE) to 'uart_audio_inst/tx_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/tx_data_reg[2]' (FDCE) to 'uart_audio_inst/tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/uart_transmitter/shift_reg_reg[7]' (FDE) to 'uart_audio_inst/uart_transmitter/shift_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/uart_transmitter/shift_reg_reg[6]' (FDE) to 'uart_audio_inst/uart_transmitter/shift_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/uart_transmitter/shift_reg_reg[5]' (FDE) to 'uart_audio_inst/uart_transmitter/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/uart_transmitter/shift_reg_reg[4]' (FDE) to 'uart_audio_inst/uart_transmitter/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/uart_transmitter/shift_reg_reg[3]' (FDE) to 'uart_audio_inst/uart_transmitter/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/uart_transmitter/shift_reg_reg[2]' (FDE) to 'uart_audio_inst/uart_transmitter/shift_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uart_audio_inst/ready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_audio_inst/song_index_reg )
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/tx_data_reg[1]' (FDCE) to 'uart_audio_inst/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_audio_inst/uart_transmitter/shift_reg_reg[1]' (FDE) to 'uart_audio_inst/uart_transmitter/shift_reg_reg[0]'
WARNING: [Synth 8-3332] Sequential element (uart_audio_inst/play_flag_reg) is unused and will be removed from module top_module.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'uart_audio_inst/play_flag_reg/Q' [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_audio.v:109]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_audio.v:109]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.srcs/sources_1/new/uart_audio.v:109]
WARNING: [Synth 8-3332] Sequential element (uart_audio_inst/play_flag_reg__0) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_audio_inst/song_index_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (uart_audio_inst/ready_reg) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 787.270 ; gain = 474.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 789.215 ; gain = 476.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 811.012 ; gain = 498.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 812.344 ; gain = 499.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 812.344 ; gain = 499.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 812.344 ; gain = 499.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 812.344 ; gain = 499.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 812.344 ; gain = 499.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 812.344 ; gain = 499.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 812.344 ; gain = 499.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    68|
|3     |LUT1   |     4|
|4     |LUT2   |     2|
|5     |LUT3   |     5|
|6     |LUT4   |    72|
|7     |LUT5   |    35|
|8     |LUT6   |    16|
|9     |FDCE   |    24|
|10    |FDPE   |     2|
|11    |FDRE   |   265|
|12    |IBUF   |    11|
|13    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------------+------+
|      |Instance             |Module             |Cells |
+------+---------------------+-------------------+------+
|1     |top                  |                   |   507|
|2     |  uart_audio_inst    |uart_audio         |   493|
|3     |    tones            |tone_clock_divider |   420|
|4     |    uart_transmitter |uart_tx            |    68|
+------+---------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 812.344 ; gain = 499.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 812.344 ; gain = 176.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 812.344 ; gain = 499.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 6 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 812.344 ; gain = 512.371
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab4/lab4.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 812.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 04:40:52 2024...
