#include "graphics/shader/recompiler/backend/spirv/spirvEmitterInstructions.h"

#include "common/assert.h"
#include "common/hackNotice.h"

#include <algorithm>
#include <bit>
#include <cstdlib>
#include <functional>
#include <optional>
#include <set>
#include <type_traits>
#include <unordered_map>
#include <unordered_set>
#include <utility>

namespace Libs::Graphics::ShaderRecompiler::Spirv::Emitter {
namespace {

// KYTY_LOOP_GUARD_HASHES=<hash>,... lists the shaders whose structured loops are bounded;
// KYTY_LOOP_GUARD_LIMIT (default 16384) is the number of loop-exit decisions an invocation may
// take before every loop exit is taken. Both are read once and are part of the compiled code.
uint32_t LoopGuardLimit() {
	static const uint32_t limit = [] {
		const char* value = std::getenv("KYTY_LOOP_GUARD_LIMIT");
		const auto  parsed = value != nullptr ? std::strtoul(value, nullptr, 10) : 0ul;
		return parsed != 0ul ? static_cast<uint32_t>(parsed) : (1u << 14u);
	}();
	return limit;
}

// Guarded unless KYTY_LOOP_GUARD_HASHES (which may be empty) replaces the list: ASTRO BOT's tiled
// lighting compute, which hangs the GPU when the lists it walks contain a cycle.
constexpr std::string_view DefaultLoopGuardHashes = "657ad04626bf9d55";

bool LoopGuardWanted(uint64_t shader_hash) {
	const char*      value = std::getenv("KYTY_LOOP_GUARD_HASHES");
	const std::string_view list = value != nullptr ? std::string_view(value) : DefaultLoopGuardHashes;
	return list.find(fmt::format("{:016x}", shader_hash)) != std::string_view::npos;
}

void EmitKillIfBoolFalse(EmitterState& state, uint32_t active) {
	const auto kill_label  = state.builder.AllocateId();
	const auto merge_label = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpSelectionMerge, merge_label, spv::SelectionControlMaskNone);
	state.builder.AddFunction(spv::OpBranchConditional, active, merge_label, kill_label);
	EmitLabel(state, kill_label);
	state.builder.AddFunction(spv::OpKill);
	EmitLabel(state, merge_label);
}

void EmitKillIfPixelValidMaskInactive(EmitterState& state) {
	if (state.pixel_valid_mask_variable == 0) {
		return;
	}

	const auto mask_value = state.builder.AllocateId();
	const auto active     = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpLoad, TypeU32(state), mask_value,
	                          state.pixel_valid_mask_variable);
	state.builder.AddFunction(spv::OpINotEqual, TypeBool(state), active, mask_value,
	                          ConstantU32(state, 0));
	EmitKillIfBoolFalse(state, active);
}

uint32_t SpillPointerType(ValueEmitContext& ctx, IR::Type type) {
	const auto value_type = TypeId(ctx.state, type);
	return value_type == 0 ? 0 : TypePointer(ctx.state, spv::StorageClassFunction, value_type);
}

struct DeferredPhiPatch {
	DeferredPhi     phi;
	const IR::Inst* instruction = nullptr;
	uint32_t        half        = 0;
};

struct StructuredFunctionState {
	std::unordered_map<const IR::Block*, uint32_t> block_exit_labels;
	std::vector<DeferredPhiPatch>                  deferred_phis;
};

struct DispatcherFunctionState {
	std::array<std::unordered_map<const IR::Inst*, uint32_t>, 2> spills;
	uint32_t                                      header_label       = 0;
	uint32_t                                      select_label       = 0;
	uint32_t                                      after_switch_label = 0;
	uint32_t                                      continue_label     = 0;
	uint32_t                                      merge_label        = 0;
};

void StoreDispatcherPhiEdge(ValueEmitContext& ctx, const DispatcherFunctionState& dispatcher,
                            const IR::Block* from, const IR::Block* to) {
	if (to == nullptr) {
		return;
	}
	for (const auto& phi: *to) {
		if (phi.GetOpcode() != IR::ValueOpcode::Phi) {
			break;
		}
		for (size_t index = 0; index < phi.NumArgs(); index++) {
			if (phi.PhiBlock(index) == from) {
				ctx.state.builder.AddFunction(spv::OpStore, dispatcher.spills[ctx.half].at(&phi),
				                              ctx.Def(phi.Arg(index)));
				break;
			}
		}
	}
}

void EmitReturn(ValueEmitContext& ctx) {
	EmitKillIfPixelValidMaskInactive(ctx.state);
	if (ctx.state.object_primitive_id_variable != 0) {
		auto& state = ctx.state;
		const auto primitive = EmitGetBuiltin(
		    ctx, IR::Value {static_cast<uint32_t>(IR::StageInputKind::PrimitiveId)}, IR::Value {0u});
		const auto object = EmitPushDataLoad(state, ConstantU32(state, 0));
		state.builder.AddFunction(spv::OpStore, state.object_primitive_id_variable,
		                          EmitAddU32(state, object, primitive));
	}
	ctx.state.builder.AddFunction(spv::OpReturn);
}

void EmitStructuredTerminator(ValueEmitContext& ctx, const IR::Block* block) {
	const auto& term       = block->terminator;
	const auto  emit_merge = [&]() {
		if (term.loop_header) {
			const auto* merge = term.merge_block;
			const auto* cont  = term.continue_block;
			if (merge != nullptr && cont != nullptr) {
				ctx.state.builder.AddFunction(spv::OpLoopMerge, merge->Definition(),
				                              cont->Definition(), spv::LoopControlMaskNone);
			}
		} else if (term.kind == CFG::TerminatorKind::ConditionalBranch &&
		           term.merge_block != nullptr) {
			ctx.state.builder.AddFunction(spv::OpSelectionMerge, term.merge_block->Definition(),
			                              spv::SelectionControlMaskNone);
		}
	};

	switch (term.kind) {
		case CFG::TerminatorKind::Branch: {
			const auto* target = term.true_block;
			if (target == nullptr) {
				EmitReturn(ctx);
				return;
			}
			emit_merge();
			ctx.state.builder.AddFunction(spv::OpBranch, target->Definition());
			return;
		}
		case CFG::TerminatorKind::ConditionalBranch: {
			const auto* true_block  = term.true_block;
			const auto* false_block = term.false_block;
			if (true_block == nullptr || false_block == nullptr || block->condition.IsEmpty()) {
				EmitReturn(ctx);
				return;
			}
			auto condition = ctx.Def(block->condition);
			auto& st       = ctx.state;
			if (st.loop_guard_variable != 0 && ctx.half == 0) {
				const bool true_exits = std::ranges::find(st.loop_guard_merges, term.true_block) !=
				                        st.loop_guard_merges.end();
				const bool false_exits = std::ranges::find(st.loop_guard_merges, term.false_block) !=
				                         st.loop_guard_merges.end();
				if (true_exits != false_exits) {
					// Count the decision; past the limit, take the exit. KYTY_LOOP_GUARD_LIMIT
					// (default 65536) sets the limit (part of the shader cache key via getenv).
					static const uint32_t LoopGuardLimit = [] {
						const char* value = std::getenv("KYTY_LOOP_GUARD_LIMIT");
						const auto  limit = value != nullptr ? std::strtoul(value, nullptr, 10) : 0ul;
						return limit != 0ul ? static_cast<uint32_t>(limit) : (1u << 16u);
					}();
					const auto         count          = st.builder.AllocateId();
					st.builder.AddFunction(spv::OpLoad, TypeU32(st), count, st.loop_guard_variable);
					const auto next = st.builder.AllocateId();
					st.builder.AddFunction(spv::OpIAdd, TypeU32(st), next, count, ConstantU32(st, 1u));
					st.builder.AddFunction(spv::OpStore, st.loop_guard_variable, next);
					const auto exhausted = st.builder.AllocateId();
					st.builder.AddFunction(spv::OpUGreaterThanEqual, TypeBool(st), exhausted, next,
					                       ConstantU32(st, LoopGuardLimit));
					const auto guarded = st.builder.AllocateId();
					if (true_exits) {
						st.builder.AddFunction(spv::OpLogicalOr, TypeBool(st), guarded, condition,
						                       exhausted);
					} else {
						const auto keep = st.builder.AllocateId();
						st.builder.AddFunction(spv::OpLogicalNot, TypeBool(st), keep, exhausted);
						st.builder.AddFunction(spv::OpLogicalAnd, TypeBool(st), guarded, condition,
						                       keep);
					}
					condition = guarded;
				}
			}
			emit_merge();
			ctx.state.builder.AddFunction(spv::OpBranchConditional, condition,
			                              true_block->Definition(), false_block->Definition());
			return;
		}
		default: EmitReturn(ctx); return;
	}
}

void EmitDispatcherTarget(ValueEmitContext& ctx, const DispatcherFunctionState& dispatcher,
                          const IR::Block* from, const IR::Block* block) {
	if (block != nullptr) {
		StoreDispatcherPhiEdge(ctx, dispatcher, from, block);
		if (ctx.other_half != nullptr) {
			StoreDispatcherPhiEdge(*ctx.other_half, dispatcher, from, block);
		}
	}
}

uint32_t EmitDispatcherNextPc(ValueEmitContext& ctx, const DispatcherFunctionState& dispatcher,
                              const IR::Block* block) {
	const auto& term = block->terminator;
	switch (term.kind) {
		case CFG::TerminatorKind::Branch:
			EmitDispatcherTarget(ctx, dispatcher, block, term.true_block);
			return ConstantU32(ctx.state, term.true_block->id);
		case CFG::TerminatorKind::ConditionalBranch: {
			EmitDispatcherTarget(ctx, dispatcher, block, term.true_block);
			EmitDispatcherTarget(ctx, dispatcher, block, term.false_block);
			const auto selected = ctx.state.builder.AllocateId();
			ctx.state.builder.AddFunction(spv::OpSelect, TypeU32(ctx.state), selected,
			                              ctx.Def(block->condition),
			                              ConstantU32(ctx.state, term.true_block->id),
			                              ConstantU32(ctx.state, term.false_block->id));
			return selected;
		}
		case CFG::TerminatorKind::IndirectBranch: {
			for (const auto* target: block->ImmSuccessors()) {
				EmitDispatcherTarget(ctx, dispatcher, block, target);
			}
			uint32_t selected = ConstantU32(ctx.state, UINT32_MAX);
			if (!block->indirect_target.IsEmpty()) {
				const auto selector = ctx.Def(block->indirect_target);
				for (const auto& branch: term.cases) {
					const auto match = ctx.state.builder.AllocateId();
					const auto next  = ctx.state.builder.AllocateId();
					ctx.state.builder.AddFunction(spv::OpIEqual, TypeBool(ctx.state), match,
					                              selector, ConstantU32(ctx.state, branch.value));
					ctx.state.builder.AddFunction(spv::OpSelect, TypeU32(ctx.state), next, match,
					                              ConstantU32(ctx.state, branch.target->id),
					                              selected);
					selected = next;
				}
			}
			return selected;
		}
		default: return ConstantU32(ctx.state, UINT32_MAX);
	}
}

template <typename T>
decltype(auto) Arg(ValueEmitContext& ctx, const IR::Inst& inst, size_t index) {
	if constexpr (std::is_same_v<T, const IR::Inst&>) {
		return inst;
	} else if constexpr (std::is_same_v<T, IR::Value>) {
		return inst.Arg(index);
	} else if constexpr (std::is_same_v<T, IR::ScalarReg>) {
		return inst.Arg(index).ScalarRegister();
	} else {
		static_assert(std::is_same_v<T, uint32_t>);
		return ctx.Def(inst.Arg(index));
	}
}

template <typename Context, typename Return, typename... Args>
void Invoke(Return (*emit)(Context&, Args...), ValueEmitContext& ctx, const IR::Inst& inst) {
	// A full instruction keeps metadata and predicated/lane operand loads lazy.
	static_assert(std::is_same_v<Context, ValueEmitContext> ||
	              std::is_same_v<Context, EmitterState>);
	auto& context = [&]() -> Context& {
		if constexpr (std::is_same_v<Context, EmitterState>)
			return ctx.state;
		else
			return ctx;
	}();
	constexpr bool has_inst = (std::is_same_v<Args, const IR::Inst&> || ...);
	[&]<size_t... I>(std::index_sequence<I...>) {
		static_assert(((!std::is_same_v<Args, const IR::Inst&> || I == 0) && ...));
		const auto call = [&] {
			return emit(context, Arg<Args>(ctx, inst, I - (has_inst && I != 0))...);
		};
		if constexpr (std::is_void_v<Return>) {
			call();
		} else {
			static_assert(std::is_same_v<Return, uint32_t>);
			ctx.Define(inst, call());
		}
	}(std::index_sequence_for<Args...> {});
}

void EmitDirectInstruction(ValueEmitContext& ctx, const IR::Inst& inst) {
	using Op = IR::ValueOpcode;
	const auto op = inst.GetOpcode();
	if (ctx.half != 0 &&
	    (op == Op::Ballot || op == Op::ReadFirstLane || op == Op::SubgroupUMinU32 ||
	     op == Op::SubgroupUMaxU32 || op == Op::ReadConstBuffer || op == Op::ReadRealtimeClock ||
	     (op == Op::LoadAddressU32 && ctx.Memory(inst).kind == IR::ResourceKind::ScalarAddress))) {
		// Whole-wave results, clocks and SMEM loads (SGPR operands, no EXEC) match in both halves.
		ctx.Define(inst, ctx.other_half->Result(inst));
		return;
	}
	// Write bitmap: storage-buffer element pointers made for this instruction mark their pages.
	const auto access = IR::BufferAccessOf(inst.GetOpcode());
	struct WriteScope {
		EmitterState& state;
		~WriteScope() {
			state.emitting_write = false;
			state.emitting_inst  = nullptr;
			state.emitting_ctx   = nullptr;
		}
	} write_scope {ctx.state};
	ctx.state.emitting_inst = &inst;
	ctx.state.emitting_ctx  = &ctx;
	ctx.state.emitting_write = access == IR::BufferAccess::Write || access == IR::BufferAccess::Atomic;
	switch (op) {
#define VALUE_OPCODE(name, ...)                                                                    \
	case IR::ValueOpcode::name: return Invoke(Emit##name, ctx, inst);
#include "graphics/shader/recompiler/ir/opcodes/ValueOpcodes.inc"
#undef VALUE_OPCODE
		default: ctx.Fail(inst, "has no direct SPIR-V emitter");
	}
}

void EmitStructuredInstruction(ValueEmitContext& ctx, StructuredFunctionState& structured,
                               const IR::Inst& inst) {
	if (inst.GetOpcode() == IR::ValueOpcode::Phi) {
		const auto type = TypeId(ctx.state, inst.GetType());
		if (type == 0 || inst.NumArgs() == 0) {
			ctx.Fail(inst, "has no native SPIR-V representation");
		}
		for (size_t index = 0; index < inst.NumArgs(); index++) {
			const auto* predecessor = inst.PhiBlock(index);
			if (predecessor == nullptr || predecessor->Definition() == 0) {
				ctx.Fail(inst, "has a predecessor outside the structured function");
			}
		}
		structured.deferred_phis.push_back(
		    {ctx.state.builder.AddDeferredPhi(type, ctx.Result(inst), inst.NumArgs()), &inst,
		     ctx.half});
		return;
	}
	EmitDirectInstruction(ctx, inst);
}

void EmitDispatcherInstruction(ValueEmitContext& ctx, const DispatcherFunctionState& dispatcher,
                               const IR::Inst& inst) {
	if (inst.GetOpcode() == IR::ValueOpcode::Phi) {
		const auto type = TypeId(ctx.state, inst.GetType());
		if (type == 0) {
			ctx.Fail(inst, "cannot be loaded by the dispatcher");
		}
		ctx.state.builder.AddFunction(spv::OpLoad, type, ctx.Result(inst),
		                              dispatcher.spills[ctx.half].at(&inst));
		return;
	}
	EmitDirectInstruction(ctx, inst);
	if (const auto found = dispatcher.spills[ctx.half].find(&inst);
	    found != dispatcher.spills[ctx.half].end()) {
		ctx.state.builder.AddFunction(spv::OpStore, found->second,
		                              ctx.Def(IR::Value(const_cast<IR::Inst*>(&inst))));
	}
}

// Whether the instruction accesses the workgroup's LDS through a DS instruction. Flat accesses
// that reach LDS are left out: they go through per-lane pointers, such as the ray traversal
// stack's, rather than share data between lanes.
bool AccessesLds(const IR::Program& program, const IR::Inst& inst) {
	if (IR::SharedAccessOf(inst.GetOpcode()) == IR::SharedAccess::None) {
		return false;
	}
	const auto& memory = program.memory_info.at(inst.Flags<IR::MemoryFlags>().index);
	return memory.kind == IR::ResourceKind::Lds;
}

// Whether a split wave's halves must synchronize before the instruction: a DS access that
// another lane's DS write may conflict with.
bool SyncsLdsAccess(const EmitterState& state, const IR::Inst& inst) {
	return AccessesLds(state.program, inst) &&
	       (state.ds_writes_lds || IR::SharedAccessOf(inst.GetOpcode()) != IR::SharedAccess::Read);
}

template <typename EmitInstruction>
void EmitBlock(ValueEmitContext& ctx, const IR::Block* block, EmitInstruction&& emit_instruction) {
	ctx.state.current_block = block;
	EmitLabel(ctx.state, block->Definition());
	bool emitted_non_phi = false;
	// Wave LDS ordering (WaveLdsScope): a barrier separates an LDS write from the next LDS access
	// and a read from the next write. The block may be entered right after a write.
	bool lds_written = true;
	bool lds_read    = false;
	for (const auto& inst: *block) {
		if (inst.GetOpcode() == IR::ValueOpcode::Phi) {
			if (emitted_non_phi) {
				ctx.Fail(inst, "appears after a non-Phi instruction");
			}
		} else {
			emitted_non_phi = true;
		}
		if (ctx.state.wave_lds_scope != 0) {
			const auto access = IR::SharedAccessOf(inst.GetOpcode());
			if (inst.GetOpcode() == IR::ValueOpcode::Barrier) {
				lds_written = false;
				lds_read    = false;
			} else if (access != IR::SharedAccess::None) {
				const bool writes = access != IR::SharedAccess::Read;
				if (lds_written || (writes && lds_read)) {
					EmitWaveLdsBarrier(ctx.state);
					lds_written = false;
					lds_read    = false;
				}
				lds_written |= writes;
				lds_read |= access != IR::SharedAccess::Write;
			}
		}
		if (ctx.state.split_wave && SyncsLdsAccess(ctx.state, inst)) {
			// The guest's lanes ran in lockstep: a lane may read what another lane of its wave
			// wrote, or overwrite what it read, without waiting. A split wave's halves do not.
			EmitWaveBarrier(ctx.state);
		}
		for (uint32_t half = 0; half < ctx.state.lane_count; half++) {
			auto& lane          = half == 0 ? ctx : *ctx.other_half;
			ctx.state.lane_half = half;
			if (half == 0 || (inst.GetOpcode() != IR::ValueOpcode::Barrier &&
			                  inst.GetOpcode() != IR::ValueOpcode::StoreCompletion &&
			                  inst.GetOpcode() != IR::ValueOpcode::DataCacheInvalidate &&
			                  inst.GetOpcode() != IR::ValueOpcode::MeshAllocate)) {
				emit_instruction(lane, inst);
			}
		}
		ctx.state.lane_half = 0;
	}
}

void PatchStructuredPhis(ValueEmitContext& ctx, StructuredFunctionState& structured) {
	for (const auto& deferred: structured.deferred_phis) {
		auto& lane = deferred.half == 0 ? ctx : *ctx.other_half;
		for (size_t index = 0; index < deferred.instruction->NumArgs(); index++) {
			const auto* predecessor = deferred.instruction->PhiBlock(index);
			const auto  found       = structured.block_exit_labels.find(predecessor);
			if (found == structured.block_exit_labels.end()) {
				ctx.Fail(*deferred.instruction, "has a predecessor that was not emitted");
			}
			ctx.state.builder.PatchDeferredPhi(
			    deferred.phi, index, lane.Def(deferred.instruction->Arg(index)), found->second);
		}
	}
}

void EmitStructuredFunction(ValueEmitContext& ctx) {
	const auto& program = ctx.state.program;
	StructuredFunctionState structured;
	ctx.state.builder.AddFunction(spv::OpBranch, program.blocks.front()->Definition());
	for (size_t index = 0; index < program.blocks.size(); index++) {
		const auto* block = program.blocks[index];
		EmitBlock(ctx, block, [&](ValueEmitContext& lane, const IR::Inst& inst) {
			EmitStructuredInstruction(lane, structured, inst);
		});
		structured.block_exit_labels.emplace(block, ctx.state.current_label);
		EmitStructuredTerminator(ctx, block);
	}
	PatchStructuredPhis(ctx, structured);
}

// A guest barrier where a mesh subgroup that runs in passes is cut (see EmitMeshEntryPoint).
struct MeshSplit {
	size_t block    = 0; // index in program.blocks
	size_t position = 0; // the barrier's position in that block
};

// The program's barriers as split points, or why the program cannot run in passes. A barrier
// qualifies at the top level only: no edge bypasses or re-enters its block and no loop or
// selection spans it, so the code before it is a whole region. The guest must also not end
// before its last barrier, which would leave a later segment running for a finished wave.
const char* FindMeshSplits(const IR::Program& program, std::vector<MeshSplit>& splits) {
	splits.clear();
	if (program.dispatcher_fallback) {
		return "the control flow needs the dispatcher";
	}
	const auto count = program.blocks.size();
	std::unordered_map<const IR::Block*, size_t> index_of;
	for (size_t i = 0; i < count; i++) {
		index_of.emplace(program.blocks[i], i);
	}
	const auto index = [&](const IR::Block* block) {
		const auto found = index_of.find(block);
		return found == index_of.end() ? SIZE_MAX : found->second;
	};
	// Successors in program order; a block whose terminator returns (as the structured emitter
	// treats it) is an exit.
	std::vector<std::vector<size_t>> successors(count);
	std::vector<bool>                exits(count, false);
	for (size_t i = 0; i < count; i++) {
		const auto* info = program.blocks[i];
		const auto& term = info->terminator;
		if (term.kind == CFG::TerminatorKind::Branch && index(term.true_block) != SIZE_MAX) {
			successors[i] = {index(term.true_block)};
		} else if (term.kind == CFG::TerminatorKind::ConditionalBranch &&
		           index(term.true_block) != SIZE_MAX && index(term.false_block) != SIZE_MAX &&
		           !info->condition.IsEmpty()) {
			successors[i] = {index(term.true_block), index(term.false_block)};
		} else if (term.kind == CFG::TerminatorKind::IndirectBranch ||
		           term.kind == CFG::TerminatorKind::Unsupported) {
			return "an indirect branch";
		} else {
			exits[i] = true;
		}
	}
	const auto top_level = [&](size_t k) {
		for (size_t i = 0; i < count; i++) {
			for (const auto j: successors[i]) {
				if ((i < k && j > k) || (i >= k && j <= k)) {
					return false;
				}
			}
			const auto& term = program.blocks[i]->terminator;
			if (i < k && ((term.merge_block != nullptr && index(term.merge_block) > k) ||
			              (term.loop_header && index(term.continue_block) >= k))) {
				return false;
			}
		}
		return true;
	};
	for (size_t k = 0; k < count; k++) {
		size_t position = 0;
		for (const auto& inst: *program.blocks[k]) {
			if (inst.GetOpcode() == IR::ValueOpcode::Barrier) {
				if (!top_level(k)) {
					return "a barrier inside a loop or branch";
				}
				splits.push_back({k, position});
			}
			position++;
		}
	}
	for (size_t i = 0; !splits.empty() && i < splits.back().block; i++) {
		if (exits[i]) {
			return "the program can end before a barrier";
		}
	}
	for (const auto* block: program.blocks) {
		for (const auto& inst: *block) {
			// Scratch lives in Function variables, which do not outlive a segment.
			if (IR::AddressOpcodeInfoOf(inst.GetOpcode()).access != IR::AddressAccess::None &&
			    program.memory_info.at(inst.Flags<IR::MemoryFlags>().index).kind ==
			        IR::ResourceKind::Scratch) {
				return "scratch memory";
			}
		}
	}
	return nullptr;
}

// Which values cross a split: each is kept in a Private array with one element per lane of each
// pass, stored at the end of the segment that defines it and loaded by every later segment that
// uses it.
struct MeshSegmentPlan {
	std::vector<MeshSplit>                              splits;
	std::unordered_map<const IR::Inst*, uint32_t>       spills;
	std::vector<std::vector<const IR::Inst*>>           stores;
	std::vector<std::vector<const IR::Inst*>>           loads;
};

MeshSegmentPlan PlanMeshSegments(EmitterState& state, std::vector<MeshSplit> splits) {
	const auto&     program = state.program;
	MeshSegmentPlan plan;
	plan.splits = std::move(splits);
	plan.stores.resize(plan.splits.size() + 1);
	plan.loads.resize(plan.splits.size() + 1);
	std::unordered_map<const IR::Inst*, uint32_t> segment_of;
	std::vector<uint32_t>                         terminator_segment(program.blocks.size());
	uint32_t                                      segment = 0;
	size_t                                        next    = 0;
	for (size_t block = 0; block < program.blocks.size(); block++) {
		size_t position = 0;
		for (const auto& inst: *program.blocks[block]) {
			if (next < plan.splits.size() && plan.splits[next].block == block &&
			    plan.splits[next].position == position) {
				segment++;
				next++;
			}
			segment_of.emplace(&inst, segment);
			position++;
		}
		terminator_segment[block] = segment;
	}
	std::set<std::pair<const IR::Inst*, uint32_t>> visited;
	std::function<void(IR::Value, uint32_t)>       use = [&](IR::Value value, uint32_t user) {
        value            = value.Resolve();
        const auto* inst = value.TryInstruction();
        if (inst == nullptr || !visited.emplace(inst, user).second) {
            return;
        }
        const auto found = segment_of.find(inst);
        if (found == segment_of.end() || found->second >= user) {
            return;
        }
        if (TypeId(state, inst->GetType()) == 0) {
            // A handle the emitter reads through its producer: the producer's operands are
            // what the user's segment loads.
            for (size_t index = 0; index < inst->NumArgs(); index++) {
                use(inst->Arg(index), user);
            }
            return;
        }
        if (!plan.spills.contains(inst)) {
            const auto slots  = state.lane_count * state.mesh_passes;
            const auto array  = state.builder.Type(spv::OpTypeArray, TypeId(state, inst->GetType()),
                                                   ConstantU32(state, slots));
            plan.spills.emplace(inst, state.builder.DefineGlobalVariable(
                                          TypePointer(state, spv::StorageClassPrivate, array),
                                          spv::StorageClassPrivate));
            plan.stores[found->second].push_back(inst);
        }
        plan.loads[user].push_back(inst);
	};
	for (size_t block = 0; block < program.blocks.size(); block++) {
		for (const auto& inst: *program.blocks[block]) {
			for (size_t index = 0; index < inst.NumArgs(); index++) {
				use(inst.Arg(index), segment_of.at(&inst));
			}
		}
		const auto* info = program.blocks[block];
		if (!info->condition.IsEmpty()) {
			use(info->condition, terminator_segment[block]);
		}
		if (!info->indirect_target.IsEmpty()) {
			use(info->indirect_target, terminator_segment[block]);
		}
	}
	return plan;
}

// The element of a crossing value's array for this lane in the current pass.
uint32_t MeshSpillPointer(ValueEmitContext& lane, uint32_t variable, const IR::Inst& inst) {
	auto&      state = lane.state;
	const auto pass  = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpLoad, TypeU32(state), pass, state.mesh_pass_variable);
	const auto slot = Binary(state, spv::OpIAdd, TypeU32(state),
	                         Binary(state, spv::OpIMul, TypeU32(state), pass,
	                                ConstantU32(state, state.lane_count)),
	                         ConstantU32(state, lane.half));
	const auto pointer = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpAccessChain,
	                          TypePointer(state, spv::StorageClassPrivate,
	                                      TypeId(state, inst.GetType())),
	                          pointer, variable, slot);
	return pointer;
}

// The guest program as one function per segment between its barriers. Each segment emits its
// blocks once; the block a barrier cuts continues under a fresh label in the next segment.
void EmitMeshSegmentFunctions(ValueEmitContext& ctx, const MeshSegmentPlan& plan) {
	auto&       state   = ctx.state;
	const auto& program = state.program;
	size_t      block   = 0;
	size_t      start   = 0;
	for (size_t segment = 0; segment <= plan.splits.size(); segment++) {
		const auto function = state.builder.AllocateId();
		state.mesh_segment_funcs.push_back(function);
		state.builder.AddFunction(spv::OpFunction, TypeVoid(state), function,
		                          spv::FunctionControlMaskNone, TypeFunction(state));
		EmitLabel(state, state.builder.AllocateId());
		for (uint32_t half = 0; half < state.lane_count; half++) {
			auto& lane = half == 0 ? ctx : *ctx.other_half;
			if (lane.scratch_u32_variable != 0) {
				lane.scratch_u32_variable = state.builder.AllocateId();
				state.builder.AddFunction(
				    spv::OpVariable, TypePointer(state, spv::StorageClassFunction, TypeU32(state)),
				    lane.scratch_u32_variable, spv::StorageClassFunction);
			}
		}
		if (state.gds_variable != 0) {
			state.gds_length = state.builder.AllocateId();
			state.builder.AddFunction(spv::OpArrayLength, TypeU32(state), state.gds_length,
			                          state.gds_variable, 0);
		}
		EmitMemoryOffsets(state);
		for (const auto* inst: plan.loads[segment]) {
			for (uint32_t half = 0; half < state.lane_count; half++) {
				auto&      lane  = half == 0 ? ctx : *ctx.other_half;
				const auto value = state.builder.AllocateId();
				state.builder.AddFunction(spv::OpLoad, TypeId(state, inst->GetType()), value,
				                          MeshSpillPointer(lane, plan.spills.at(inst), *inst));
				inst->SetDefinition(lane.half, value);
			}
		}
		StructuredFunctionState structured;
		if (start == 0) {
			state.builder.AddFunction(spv::OpBranch, program.blocks[block]->Definition());
		} else {
			const auto resume = state.builder.AllocateId();
			state.builder.AddFunction(spv::OpBranch, resume);
			EmitLabel(state, resume);
		}
		const auto* end = segment < plan.splits.size() ? &plan.splits[segment] : nullptr;
		while (block < program.blocks.size()) {
			const auto* ir_block = program.blocks[block];
			state.current_block  = ir_block;
			if (start == 0) {
				EmitLabel(state, ir_block->Definition());
			}
			const auto stop     = end != nullptr && end->block == block ? end->position : SIZE_MAX;
			size_t     position = 0;
			for (const auto& inst: *ir_block) {
				if (position >= start && position < stop &&
				    inst.GetOpcode() != IR::ValueOpcode::Barrier) {
					for (uint32_t half = 0; half < state.lane_count; half++) {
						state.lane_half = half;
						if (half == 0 || inst.GetOpcode() != IR::ValueOpcode::MeshAllocate) {
							EmitStructuredInstruction(half == 0 ? ctx : *ctx.other_half, structured,
							                          inst);
						}
					}
					state.lane_half = 0;
				}
				position++;
			}
			if (stop != SIZE_MAX) {
				start = stop + 1;
				break;
			}
			structured.block_exit_labels.emplace(ir_block, state.current_label);
			EmitStructuredTerminator(ctx, ir_block);
			block++;
			start = 0;
		}
		if (end != nullptr) {
			for (const auto* inst: plan.stores[segment]) {
				for (uint32_t half = 0; half < state.lane_count; half++) {
					auto& lane = half == 0 ? ctx : *ctx.other_half;
					state.builder.AddFunction(spv::OpStore,
					                          MeshSpillPointer(lane, plan.spills.at(inst), *inst),
					                          lane.Def(IR::Value(const_cast<IR::Inst*>(inst))));
				}
			}
			state.builder.AddFunction(spv::OpReturn);
		}
		PatchStructuredPhis(ctx, structured);
		state.builder.AddFunction(spv::OpFunctionEnd);
	}
}

void EmitDispatcherFunction(ValueEmitContext& ctx, const DispatcherFunctionState& dispatcher) {
	auto&       state = ctx.state;
	const auto* entry = state.program.blocks.front();
	state.builder.AddFunction(spv::OpBranch, entry->Definition());
	EmitBlock(ctx, entry, [&](ValueEmitContext& lane, const IR::Inst& inst) {
		EmitDispatcherInstruction(lane, dispatcher, inst);
	});
	const auto initial_pc     = EmitDispatcherNextPc(ctx, dispatcher, entry);
	const auto initial_parent = state.current_label;
	state.builder.AddFunction(spv::OpBranch, dispatcher.header_label);

	state.current_block = nullptr;
	EmitLabel(state, dispatcher.header_label);
	const auto pc      = state.builder.AllocateId();
	const auto next_pc = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpPhi, TypeU32(state), pc, initial_pc, initial_parent, next_pc,
	                          dispatcher.continue_label);
	// Safety net: a guest loop whose trip count comes from bad data (a blur radius read
	// from a buffer an unemulated pass left unwritten) hung the GPU until the driver reset it.
	// Leave the dispatcher after a bounded number of block transitions instead: the invocation's
	// results are wrong, the device survives.
	constexpr uint32_t MaxDispatcherTransitions = 4096;
	Common::HackNotice::ReportTranslation(
	    "block dispatcher leaves after a bounded number of transitions", "SPIR-V dispatcher",
	    state.program.shader_hash, MaxDispatcherTransitions,
	    "armed: an invocation that needs more block transitions ends with wrong results");
	const auto         iteration                = state.builder.AllocateId();
	const auto         next_iteration           = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpPhi, TypeU32(state), iteration, ConstantU32(state, 0u),
	                          initial_parent, next_iteration, dispatcher.continue_label);
	const auto finished = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpIEqual, TypeBool(state), finished, pc,
	                          ConstantU32(ctx.state, UINT32_MAX));
	const auto exhausted = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpUGreaterThanEqual, TypeBool(state), exhausted, iteration,
	                          ConstantU32(state, MaxDispatcherTransitions));
	const auto done = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpLogicalOr, TypeBool(state), done, finished, exhausted);
	state.builder.AddFunction(spv::OpLoopMerge, dispatcher.merge_label, dispatcher.continue_label,
	                          spv::LoopControlMaskNone);
	state.builder.AddFunction(spv::OpBranchConditional, done, dispatcher.merge_label,
	                          dispatcher.select_label);

	EmitLabel(state, dispatcher.select_label);
	state.builder.AddFunction(spv::OpSelectionMerge, dispatcher.after_switch_label,
	                          spv::SelectionControlMaskNone);
	std::vector<uint32_t> words {spv::OpSwitch, pc, dispatcher.after_switch_label};
	for (size_t index = 1; index < state.program.blocks.size(); index++) {
		words.push_back(state.program.blocks[index]->id);
		words.push_back(state.program.blocks[index]->Definition());
	}
	state.builder.AddFunction(words);
	std::vector<uint32_t> next_pc_words {spv::OpPhi, TypeU32(state), next_pc,
	                                     ConstantU32(state, UINT32_MAX), dispatcher.select_label};

	for (size_t index = 1; index < state.program.blocks.size(); index++) {
		EmitBlock(ctx, state.program.blocks[index],
		          [&](ValueEmitContext& lane, const IR::Inst& inst) {
			          EmitDispatcherInstruction(lane, dispatcher, inst);
		          });
		const auto selected = EmitDispatcherNextPc(ctx, dispatcher, state.program.blocks[index]);
		next_pc_words.push_back(selected);
		next_pc_words.push_back(state.current_label);
		state.builder.AddFunction(spv::OpBranch, dispatcher.after_switch_label);
	}
	state.current_block = nullptr;
	EmitLabel(state, dispatcher.after_switch_label);
	state.builder.AddFunction(next_pc_words);
	state.builder.AddFunction(spv::OpBranch, dispatcher.continue_label);
	EmitLabel(state, dispatcher.continue_label);
	state.builder.AddFunction(spv::OpIAdd, TypeU32(state), next_iteration, iteration,
	                          ConstantU32(state, 1u));
	state.builder.AddFunction(spv::OpBranch, dispatcher.header_label);
	EmitLabel(state, dispatcher.merge_label);
	EmitReturn(ctx);
}

} // namespace

uint32_t TypeId(EmitterState& state, IR::Type type) {
	switch (type) {
		case IR::Type::U1: return TypeBool(state);
		case IR::Type::U8:
		case IR::Type::U16:
		case IR::Type::U32: return TypeU32(state);
		case IR::Type::F16: return TypeF16(state);
		case IR::Type::U64: return TypeU64(state);
		case IR::Type::U32x2: return TypeU32Pair(state);
		case IR::Type::F32: return TypeF32(state);
		case IR::Type::F64: return TypeF64(state);
		case IR::Type::U32x3: return TypeU32Vector(state, 3);
		case IR::Type::U32x4: return TypeU32Vector(state, 4);
		case IR::Type::F32x2: return TypeF32Vector(state, 2);
		default: return 0;
	}
}

uint32_t ValueEmitContext::Def(IR::Value value) {
	value = value.Resolve();
	if (value.IsImmediate()) {
		switch (value.GetType()) {
			case IR::Type::U1: return ConstantBool(state, value.U1());
			case IR::Type::U8: return ConstantU32(state, value.U8());
			case IR::Type::U16: return ConstantU32(state, value.U16());
			case IR::Type::U32: return ConstantU32(state, value.U32());
			case IR::Type::U64: return ConstantU64(state, value.U64());
			case IR::Type::F16:
				return state.builder.Constant(spv::OpConstant, TypeF16(state), value.F16Bits());
			case IR::Type::F32:
				return ConstantF32(state, std::bit_cast<uint32_t>(value.F32Value()));
			default: break;
		}
	}
	const auto* inst = value.ResolveInstruction();
	if (inst == nullptr) {
		Fail("direct SPIR-V emitter received a non-value argument");
	}
	if (dispatcher_spills != nullptr && state.current_block != nullptr &&
	    inst->Parent() != state.current_block) {
		if (const auto found = dispatcher_spills->find(inst); found != dispatcher_spills->end()) {
			if (const auto loaded = dispatcher_block_loads.find(inst);
			    loaded != dispatcher_block_loads.end() &&
			    loaded->second.first == state.current_label) {
				return loaded->second.second;
			}
			const auto id = state.builder.AllocateId();
			state.builder.AddFunction(spv::OpLoad, TypeId(state, inst->GetType()), id,
			                          found->second);
			dispatcher_block_loads.insert_or_assign(inst, std::pair {state.current_label, id});
			return id;
		}
	}
	return Result(*inst);
}

uint32_t ValueEmitContext::Arg(const IR::Inst& inst, size_t index) {
	return Def(inst.Arg(index));
}

uint32_t ValueEmitContext::HalfArg(const IR::Inst& inst, size_t index, uint32_t lane_half) {
	return lane_half == half ? Arg(inst, index) : other_half->Arg(inst, index);
}

uint32_t ValueEmitContext::Ballot(IR::Value predicate) {
	if (state.split_wave) {
		// Every lane of a split wave exists and reaches each IR instruction.
		if (predicate.IsImmediate() && predicate.GetType() == IR::Type::U1 && predicate.U1()) {
			return state.builder.Constant(spv::OpConstantComposite, TypeU32Vector(state, 4),
			                              ConstantU32(state, ~0u), ConstantU32(state, ~0u),
			                              ConstantU32(state, 0), ConstantU32(state, 0));
		}
		return ExchangeWaveBallot(state, Def(predicate));
	}
	const auto ballot_type = TypeU32Vector(state, 4);
	const auto scope       = ConstantU32(state, spv::ScopeSubgroup);
	const auto low         = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpGroupNonUniformBallot, ballot_type, low, scope,
	                          other_half == nullptr || half == 0 ? Def(predicate)
	                                                             : other_half->Def(predicate));
	if (other_half == nullptr) {
		return low;
	}
	const auto high      = state.builder.AllocateId();
	const auto low_word  = state.builder.AllocateId();
	const auto high_word = state.builder.AllocateId();
	const auto ballot    = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpGroupNonUniformBallot, ballot_type, high, scope,
	                          half == 1 ? Def(predicate) : other_half->Def(predicate));
	state.builder.AddFunction(spv::OpCompositeExtract, TypeU32(state), low_word, low, 0);
	state.builder.AddFunction(spv::OpCompositeExtract, TypeU32(state), high_word, high, 0);
	state.builder.AddFunction(spv::OpCompositeConstruct, ballot_type, ballot, low_word, high_word,
	                          ConstantU32(state, 0), ConstantU32(state, 0));
	return ballot;
}

uint32_t ValueEmitContext::FirstLane(uint32_t ballot) {
	// An empty ballot (EXEC zero) gives lane 0, which V_READFIRSTLANE reads on hardware. FindILsb
	// returns -1 for zero, unlike BallotFindLSB, whose result is then undefined.
	const auto first = [&](uint32_t word) {
		const auto bits = state.builder.AllocateId();
		state.builder.AddFunction(spv::OpCompositeExtract, TypeU32(state), bits, ballot, word);
		return std::pair {bits, EmitGlsl<GLSLstd450FindILsb, IR::Type::U32>(state, bits)};
	};
	const auto [low, low_first] = first(0);
	if (state.program.wave_size == 32u) {
		return EmitGlsl<GLSLstd450SMax, IR::Type::U32>(state, low_first, ConstantU32(state, 0));
	}
	const auto high_first = first(1).second;
	const auto high_lane  = EmitGlsl<GLSLstd450SMax, IR::Type::U32>(
	    state, EmitBinaryU32(state, spv::OpBitwiseOr, high_first, ConstantU32(state, 32)),
	    ConstantU32(state, 0));
	return Select(state, TypeU32(state),
	              Binary(state, spv::OpINotEqual, TypeBool(state), low, ConstantU32(state, 0)),
	              low_first, high_lane);
}

uint32_t ValueEmitContext::Shuffle(const IR::Inst& inst, size_t index, uint32_t lane) {
	const auto type  = TypeId(state, inst.Arg(index).GetType());
	if (state.split_wave) {
		const auto u32 = TypeU32(state);
		const auto value = Arg(inst, index);
		if (type == TypeBool(state)) {
			const auto bits = ExchangeWaveValue(
			    state, Select(state, u32, value, ConstantU32(state, 1), ConstantU32(state, 0)), lane);
			return Binary(state, spv::OpINotEqual, type, bits, ConstantU32(state, 0));
		}
		if (type != u32 && type != TypeF32(state) && type != TypeI32(state)) {
			Fail(inst, "split-wave lane read of a value wider than a dword");
		}
		return type == u32 ? ExchangeWaveValue(state, value, lane)
		                   : Unary(state, spv::OpBitcast, type,
		                           ExchangeWaveValue(state, Unary(state, spv::OpBitcast, u32, value),
		                                             lane));
	}
	const auto scope = ConstantU32(state, spv::ScopeSubgroup);
	const auto low   = state.builder.AllocateId();
	if (other_half == nullptr) {
		state.builder.AddFunction(spv::OpGroupNonUniformShuffle, type, low, scope, Arg(inst, index),
		                          lane);
		return low;
	}
	const auto physical_lane =
	    EmitBinaryU32(state, spv::OpBitwiseAnd, lane, ConstantU32(state, 31));
	const auto high          = state.builder.AllocateId();
	const auto in_high       = state.builder.AllocateId();
	const auto value         = state.builder.AllocateId();
	state.builder.AddFunction(spv::OpGroupNonUniformShuffle, type, low, scope,
	                          HalfArg(inst, index, 0), physical_lane);
	state.builder.AddFunction(spv::OpGroupNonUniformShuffle, type, high, scope,
	                          HalfArg(inst, index, 1), physical_lane);
	state.builder.AddFunction(spv::OpINotEqual, TypeBool(state), in_high,
	                          EmitBinaryU32(state, spv::OpBitwiseAnd, lane, ConstantU32(state, 32)),
	                          ConstantU32(state, 0));
	state.builder.AddFunction(spv::OpSelect, type, value, in_high, high, low);
	return value;
}

uint32_t ValueEmitContext::Result(const IR::Inst& inst) {
	if (const auto id = inst.Definition(half); id != 0) {
		return id;
	}
	const auto id = state.builder.AllocateId();
	inst.SetDefinition(half, id);
	return id;
}

uint32_t ValueEmitContext::Define(const IR::Inst& inst, uint32_t value) {
	if (const auto id = inst.Definition(half); id != 0) {
		if (id != value) {
			state.builder.AddFunction(spv::OpCopyObject, TypeId(state, inst.GetType()),
			                          id, value);
		}
		return id;
	}
	inst.SetDefinition(half, value);
	return value;
}

uint32_t ValueEmitContext::ResourceIndex(IR::Value value, IR::ValueOpcode opcode) {
	const auto* inst = value.ResolveInstruction();
	if (inst == nullptr || inst->GetOpcode() != opcode) {
		Fail("typed resource handle has the wrong producer");
	}
	return inst->Flags<uint32_t>();
}

const IR::Inst* ValueEmitContext::ImageAddress(IR::Value value) {
	const auto* inst = value.ResolveInstruction();
	if (inst == nullptr || inst->GetOpcode() != IR::ValueOpcode::MakeImageAddress) {
		Fail("typed image address was not constructed by MakeImageAddress");
	}
	return inst;
}

const IR::MemoryInfo& ValueEmitContext::Memory(const IR::Inst& inst) const {
	return state.program.memory_info.at(inst.Flags<IR::MemoryFlags>().index);
}

const IR::ExportInfo& ValueEmitContext::Export(const IR::Inst& inst) const {
	return state.program.export_info.at(inst.Flags<IR::ExportFlags>().index);
}

[[noreturn]] void ValueEmitContext::Fail(const char* reason) const {
	EXIT("SPIR-V emission failed: hash=0x%016" PRIx64 " stage=%u reason=%s\n",
	     state.program.shader_hash, static_cast<unsigned>(state.program.stage), reason);
	std::abort();
}

[[noreturn]] void ValueEmitContext::Fail(const IR::Inst& inst, const char* reason) const {
	EXIT("SPIR-V emission failed: hash=0x%016" PRIx64 " stage=%u opcode=%s reason=%s\n",
	     state.program.shader_hash, static_cast<unsigned>(state.program.stage),
	     IR::ValueOpcodeName(inst.GetOpcode()), reason);
	std::abort();
}

void EmitProgram(EmitterState& state) {
	const auto&      program = state.program;
	ValueEmitContext ctx(state);
	ValueEmitContext high(state);
	if (state.lane_count == 2) {
		ctx.other_half  = &high;
		high.other_half = &ctx;
		high.half       = 1;
	}
	std::optional<DispatcherFunctionState> dispatcher;
	if (state.program.stage == ShaderType::Pixel && state.program.info.pixel_valid_mask) {
		state.pixel_valid_mask_variable = state.builder.AllocateId();
		state.builder.AddName(state.pixel_valid_mask_variable, "pixel_valid_mask_active");
	}
	for (const auto* block: program.blocks) {
		// Re-emission may use a different host subgroup width and ID allocation order.
		for (const auto& inst: *block) {
			inst.ResetDefinitions();
		}
		block->SetDefinition(state.builder.AllocateId());
	}
	if (state.program.dispatcher_fallback) {
		auto& dispatch = dispatcher.emplace();
		// Allocate both halves in program order so the SPIR-V is identical across runs.
		const auto add_spill = [&](const IR::Inst* inst) {
			for (uint32_t half = 0; half < state.lane_count; half++) {
				dispatch.spills[half].emplace(inst, state.builder.AllocateId());
			}
		};
		for (const auto* block: program.blocks) {
			for (const auto& inst: *block) {
				if (inst.GetOpcode() != IR::ValueOpcode::Phi) {
					continue;
				}
				if (SpillPointerType(ctx, inst.GetType()) == 0) {
					ctx.Fail(inst, "cannot be stored by the dispatcher");
					break;
				}
				add_spill(&inst);
			}
		}
		const auto mark_cross_block = [&](IR::Value value, const IR::Block* consumer) {
			value                  = value.Resolve();
			const auto* definition = value.TryInstruction();
			if (definition == nullptr || definition->Parent() == consumer ||
			    definition->Parent() == program.blocks.front()) {
				return;
			}
			if (SpillPointerType(ctx, definition->GetType()) == 0) {
				ctx.Fail(*definition, "cannot be stored by the dispatcher");
				return;
			}
			if (!dispatch.spills[0].contains(definition)) {
				add_spill(definition);
			}
		};
		for (const auto* block: program.blocks) {
			for (const auto& inst: *block) {
				for (size_t index = 0; index < inst.NumArgs(); index++) {
					const auto* consumer =
					    inst.GetOpcode() == IR::ValueOpcode::Phi ? inst.PhiBlock(index) : block;
					mark_cross_block(inst.Arg(index), consumer);
				}
			}
		}
		for (size_t index = 0; index < program.blocks.size(); index++) {
			mark_cross_block(program.blocks[index]->condition, program.blocks[index]);
			mark_cross_block(program.blocks[index]->indirect_target, program.blocks[index]);
		}
		dispatch.header_label       = state.builder.AllocateId();
		dispatch.select_label       = state.builder.AllocateId();
		dispatch.after_switch_label = state.builder.AllocateId();
		dispatch.continue_label     = state.builder.AllocateId();
		dispatch.merge_label        = state.builder.AllocateId();
		ctx.dispatcher_spills       = &dispatch.spills[0];
		high.dispatcher_spills      = &dispatch.spills[1];
	}
	DefineGetBdaPointer(state);
	DefineIndirectBufferLoads(ctx);
	DefineIndirectBufferFormats(ctx);
	DefineBvhIntersect(state);
	if (program.info.uses_swizzle) {
		ctx.scratch_u32_variable = state.builder.AllocateId();
		if (state.lane_count == 2) {
			high.scratch_u32_variable = state.builder.AllocateId();
		}
	}
	if (state.mesh_passes > 1u) {
		// TranslateProgram gave up on programs that cannot be cut.
		std::vector<MeshSplit> splits;
		if (const auto* reason = FindMeshSplits(program, splits); reason != nullptr) {
			ctx.Fail(reason);
		}
		EmitMeshSegmentFunctions(ctx, PlanMeshSegments(state, std::move(splits)));
		EmitMeshEntryPoint(state);
		return;
	}
	if (static const char* guard_list = std::getenv("KYTY_LOOP_GUARD_HASHES");
	    guard_list != nullptr && !state.program.dispatcher_fallback &&
	    std::string_view(guard_list).find(fmt::format("{:016x}", state.program.shader_hash)) !=
	        std::string_view::npos) {
		for (const auto* block: program.blocks) {
			if (block->terminator.loop_header && block->terminator.merge_block != nullptr) {
				state.loop_guard_merges.push_back(block->terminator.merge_block);
			}
		}
		if (!state.loop_guard_merges.empty()) {
			state.loop_guard_variable = state.builder.AllocateId();
		}
	}
	state.builder.AddFunction(spv::OpFunction, TypeVoid(state),
	                          state.mesh_guest_func != 0 ? state.mesh_guest_func : state.main_func,
	                          spv::FunctionControlMaskNone, TypeFunction(state));
	EmitLabel(state, state.entry_label);
	if (state.loop_guard_variable != 0) {
		state.builder.AddFunction(spv::OpVariable,
		                          TypePointer(state, spv::StorageClassFunction, TypeU32(state)),
		                          state.loop_guard_variable, spv::StorageClassFunction,
		                          ConstantU32(state, 0u));
	}
	if (state.split_wave) {
		state.builder.AddFunction(spv::OpVariable,
		                          TypePointer(state, spv::StorageClassFunction, TypeU32(state)),
		                          state.wave_exchange_parity, spv::StorageClassFunction,
		                          ConstantU32(state, 0));
	}
	if (state.program.info.function_lds) {
		state.builder.AddFunction(
		    spv::OpVariable,
		    TypeU32ArrayPointer(state, spv::StorageClassFunction, LdsDwordCount(state)),
		    state.lds_variable, spv::StorageClassFunction);
	}
	if (state.program.info.function_scratch) {
		for (uint32_t half = 0; half < state.lane_count; half++) {
			state.builder.AddFunction(
			    spv::OpVariable,
			    TypeU32ArrayPointer(state, spv::StorageClassFunction, state.program.scratch_dwords),
			    state.scratch_variable[half], spv::StorageClassFunction);
		}
	}
	if (state.pixel_valid_mask_variable != 0) {
		state.builder.AddFunction(spv::OpVariable,
		                          TypePointer(state, spv::StorageClassFunction, TypeU32(state)),
		                          state.pixel_valid_mask_variable, spv::StorageClassFunction);
	}
	for (uint32_t half = 0; half < state.lane_count; half++) {
		auto& lane = half == 0 ? ctx : high;
		if (state.program.dispatcher_fallback) {
			for (const auto* block: program.blocks) {
				for (const auto& inst: *block) {
					if (const auto found = dispatcher->spills[half].find(&inst);
					    found != dispatcher->spills[half].end()) {
						state.builder.AddFunction(spv::OpVariable,
						                          SpillPointerType(lane, inst.GetType()),
						                          found->second, spv::StorageClassFunction);
					}
				}
			}
		}
		if (lane.scratch_u32_variable != 0) {
			state.builder.AddFunction(spv::OpVariable,
			                          TypePointer(state, spv::StorageClassFunction, TypeU32(state)),
			                          lane.scratch_u32_variable, spv::StorageClassFunction);
		}
	}
	if (state.gds_variable != 0) {
		state.gds_length = state.builder.AllocateId();
		state.builder.AddFunction(spv::OpArrayLength, TypeU32(state), state.gds_length,
		                          state.gds_variable, 0);
	}
	if (state.pixel_valid_mask_variable != 0) {
		state.builder.AddFunction(spv::OpStore, state.pixel_valid_mask_variable,
		                          ConstantU32(state, 1));
	}
	if (state.lds_storage_class == spv::StorageClassStorageBuffer && state.lds_variable != 0) {
		const auto group_x = EmitInputComponentU32(state, IR::StageInputKind::WorkgroupId, 0);
		const auto group_y = EmitInputComponentU32(state, IR::StageInputKind::WorkgroupId, 1);
		const auto group_z = EmitInputComponentU32(state, IR::StageInputKind::WorkgroupId, 2);
		const auto count_x = EmitInputComponentU32(state, IR::StageInputKind::NumWorkgroups, 0);
		const auto count_y = EmitInputComponentU32(state, IR::StageInputKind::NumWorkgroups, 1);
		const auto row = EmitAddU32(state, group_y, EmitBinaryU32(state, spv::OpIMul, group_z, count_y));
		const auto index = EmitAddU32(state, group_x, EmitBinaryU32(state, spv::OpIMul, row, count_x));
		state.lds_base_dwords = EmitBinaryU32(state, spv::OpIMul, index,
		                                     ConstantU32(state, LdsDwordCount(state)));
	}
	EmitMemoryOffsets(state);
	EmitSrtVerify(state);
	for (const auto* block: program.blocks) {
		for (const auto& inst: *block) {
			state.ds_writes_lds |= AccessesLds(program, inst) &&
			                       IR::SharedAccessOf(inst.GetOpcode()) != IR::SharedAccess::Read;
		}
	}
	if (program.blocks.empty()) {
		EmitReturn(ctx);
	} else if (state.program.dispatcher_fallback) {
		EmitDispatcherFunction(ctx, *dispatcher);
	} else {
		EmitStructuredFunction(ctx);
	}
	state.builder.AddFunction(spv::OpFunctionEnd);
	state.current_block = nullptr;
	if (state.program.stage == ShaderType::Mesh) {
		EmitMeshEntryPoint(state);
	}
}

} // namespace Libs::Graphics::ShaderRecompiler::Spirv::Emitter

namespace Libs::Graphics::ShaderRecompiler::Spirv {

const char* MeshPassesUnsupported(const IR::Program& program) {
	std::vector<Emitter::MeshSplit> splits;
	return Emitter::FindMeshSplits(program, splits);
}

} // namespace Libs::Graphics::ShaderRecompiler::Spirv
