<profile>

<section name = "Vivado HLS Report for 'exp_40_24_s'" level="0">
<item name = "Date">Tue Dec  3 18:02:28 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">attention_4th.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.625 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 384, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 18, 474, 174, -</column>
<column name="Memory">5, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">4, -, 707, 162, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 8, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="dut_mul_50ns_47nsncg_U240">dut_mul_50ns_47nsncg, 0, 9, 237, 87, 0</column>
<column name="dut_mul_50ns_50nsocq_U241">dut_mul_50ns_50nsocq, 0, 9, 237, 87, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_x_msb_1_table_V_U">exp_40_24_s_exp_xmb6, 2, 0, 0, 0, 256, 50, 1, 12800</column>
<column name="f_x_msb_3_table_V_U">exp_40_24_s_f_x_mkbM, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="f_x_msb_2_table_V_U">exp_40_24_s_f_x_mlbW, 2, 0, 0, 0, 256, 46, 1, 11776</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln282_fu_801_p2">+, 0, 0, 47, 39, 40</column>
<column name="ret_V_4_fu_734_p2">+, 0, 0, 57, 57, 57</column>
<column name="ret_V_5_fu_743_p2">+, 0, 0, 57, 57, 57</column>
<column name="ret_V_fu_658_p2">+, 0, 0, 15, 9, 9</column>
<column name="y_l_V_fu_784_p2">+, 0, 0, 57, 50, 50</column>
<column name="and_ln281_fu_527_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln281_1_fu_521_p2">icmp, 0, 0, 18, 23, 20</column>
<column name="icmp_ln281_fu_515_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="or_ln281_10_fu_593_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_11_fu_599_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_12_fu_605_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_13_fu_611_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_14_fu_617_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_15_fu_623_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_16_fu_629_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_17_fu_635_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_18_fu_789_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_1_fu_539_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_2_fu_545_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_3_fu_551_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_4_fu_557_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_5_fu_563_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_6_fu_569_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_7_fu_575_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_8_fu_581_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_9_fu_587_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln281_fu_533_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_return">select, 0, 0, 40, 1, 40</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_10_fu_363_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_11_fu_377_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_12_fu_391_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_13_fu_405_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_14_fu_419_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_15_fu_433_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_16_fu_447_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_17_fu_461_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_18_fu_475_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_1_fu_237_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_2_fu_251_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_3_fu_265_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_4_fu_279_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_5_fu_293_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_6_fu_307_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_7_fu_321_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_8_fu_335_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_9_fu_349_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln278_fu_223_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="exp_x_msb_1_V_reg_918">50, 0, 50, 0</column>
<column name="exp_x_msb_2_3_4_lsb_s_reg_913">50, 0, 50, 0</column>
<column name="f_x_msb_3_V_reg_871">32, 0, 32, 0</column>
<column name="or_ln281_17_reg_866">1, 0, 1, 0</column>
<column name="or_ln281_8_reg_861">1, 0, 1, 0</column>
<column name="p_Result_18_reg_836">7, 0, 7, 0</column>
<column name="ret_V_reg_876">9, 0, 9, 0</column>
<column name="rhs_V_3_reg_888">37, 0, 47, 10</column>
<column name="rhs_V_3_reg_888_pp0_iter3_reg">37, 0, 47, 10</column>
<column name="tmp_V_1_reg_846">5, 0, 5, 0</column>
<column name="tmp_V_1_reg_846_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="tmp_V_reg_841">8, 0, 8, 0</column>
<column name="tmp_reg_829">1, 0, 1, 0</column>
<column name="tmp_s_reg_903">45, 0, 45, 0</column>
<column name="trunc_ln612_2_reg_882">41, 0, 41, 0</column>
<column name="y_lo_s_V_reg_934">48, 0, 48, 0</column>
<column name="exp_x_msb_1_V_reg_918">1, 1, 50, 0</column>
<column name="or_ln281_17_reg_866">64, 32, 1, 0</column>
<column name="or_ln281_8_reg_861">64, 32, 1, 0</column>
<column name="p_Result_18_reg_836">64, 32, 7, 0</column>
<column name="ret_V_reg_876">64, 32, 9, 0</column>
<column name="tmp_reg_829">64, 32, 1, 0</column>
<column name="trunc_ln612_2_reg_882">1, 1, 41, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, exp&lt;40, 24&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, exp&lt;40, 24&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, exp&lt;40, 24&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, exp&lt;40, 24&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, exp&lt;40, 24&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, exp&lt;40, 24&gt;, return value</column>
<column name="ap_return">out, 40, ap_ctrl_hs, exp&lt;40, 24&gt;, return value</column>
<column name="x_V">in, 40, ap_none, x_V, scalar</column>
</table>
</item>
</section>
</profile>
