<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1770147376">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1770147376"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1770147377"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1770147383"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1770147319">
            <Task name="Map" build_result="2" update_result="0" update_time="1770147319"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1746638106"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1770147364">
            <Task name="PAR" build_result="2" update_result="0" update_time="1770147364"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1770147368"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1770147311">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1770147311"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1770147383"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1746717314"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1746717314"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="1745848757"/>
        </Milestone>
        <Report name="FPGA_Intan_Driver_impl_1.bgn" last_build_time="1770147376" last_build_size="1299"/>
        <Report name="FPGA_Intan_Driver_impl_1.bin" last_build_time="1770147376" last_build_size="104156"/>
        <Report name="FPGA_Intan_Driver_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Intan_Driver_impl_1.twr.html" last_build_time="1770147368" last_build_size="18006"/>
        <Report name="FPGA_Intan_Driver_impl_1.udb" last_build_time="1770147364" last_build_size="311106"/>
        <Report name="FPGA_Intan_Driver_impl_1_map.udb" last_build_time="1770147319" last_build_size="187457"/>
        <Report name="FPGA_Intan_Driver_impl_1_rtl.udb" last_build_time="1770147303" last_build_size="344519"/>
        <Report name="FPGA_Intan_Driver_impl_1_syn.udb" last_build_time="1770147310" last_build_size="102726"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.sdf" last_build_time="1770147382" last_build_size="2693554"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.vo" last_build_time="1770147382" last_build_size="2981881"/>
        <Report name="IBIS/FPGA_Intan_Driver_impl_1.ibs" last_build_time="1770147377" last_build_size="102940"/>
    </Strategy>
</BuildStatus>
        