

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Fri Oct 31 13:02:54 2025
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+--------+-------+------------+-----------+----------+------------+----------+----------+---------------+----------+------------+-------------+-----+
    |                       Modules                       |  Issue |       |  Latency   |  Latency  | Iteration|            |   Trip   |          |               |          |            |             |     |
    |                       & Loops                       |  Type  | Slack |  (cycles)  |    (ns)   |  Latency |  Interval  |   Count  | Pipelined|     BRAM      |    DSP   |     FF     |     LUT     | URAM|
    +-----------------------------------------------------+--------+-------+------------+-----------+----------+------------+----------+----------+---------------+----------+------------+-------------+-----+
    |+ srcnn                                              |  Timing|  -0.06|  1624584872|  1.625e+10|         -|  1624584873|         -|        no|  11064 (3841%)|  12 (~0%)|  12832 (5%)|  36144 (30%)|    -|
    | + conv1                                             |       -|   0.14|  1348358420|  1.348e+10|         -|  1348358420|         -|        no|              -|         -|  2339 (~0%)|  12673 (10%)|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_18_3_VITIS_LOOP_31_5  |      II|   7.30|  1348358418|  1.348e+10|        55|          36|  37454400|       yes|              -|         -|           -|            -|    -|
    |   + generic_fmax_double_s                           |      II|   5.77|           0|      0.000|         -|           1|         -|       yes|              -|         -|           -|    169 (~0%)|    -|
    |   + generic_fmin_double_s                           |      II|   5.77|           0|      0.000|         -|           1|         -|       yes|              -|         -|           -|    278 (~0%)|    -|
    | + conv2                                             |  Timing|  -0.03|    66585846|  6.659e+08|         -|    66585846|         -|        no|              -|   7 (~0%)|   8284 (3%)|  12474 (10%)|    -|
    |  o VITIS_LOOP_11_1_VITIS_LOOP_13_2_VITIS_LOOP_15_3  |      II|   7.30|    66585844|  6.659e+08|       277|          32|   2080800|       yes|              -|         -|           -|            -|    -|
    | + conv3                                             |  Timing|  -0.06|   209640601|  2.096e+09|         -|   209640601|         -|        no|              -|         -|  1813 (~0%)|   10352 (8%)|    -|
    |  o VITIS_LOOP_13_2_VITIS_LOOP_15_3                  |       -|   7.30|   209640600|  2.096e+09|      3224|           -|     65025|        no|              -|         -|           -|            -|    -|
    |   + conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5  |  Timing|  -0.06|        3213|  3.213e+04|         -|        3213|         -|        no|              -|         -|  1592 (~0%)|    9865 (8%)|    -|
    |    o VITIS_LOOP_26_4_VITIS_LOOP_28_5                |      II|   7.30|        3211|  3.211e+04|        32|          20|       160|       yes|              -|         -|           -|            -|    -|
    +-----------------------------------------------------+--------+-------+------------+-----------+----------+------------+----------+----------+---------------+----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+-----------+----------+
| Port                   | Direction | Bitwidth |
+------------------------+-----------+----------+
| conv1_biases_address0  | out       | 6        |
| conv1_biases_q0        | in        | 32       |
| conv1_weights_address0 | out       | 13       |
| conv1_weights_address1 | out       | 13       |
| conv1_weights_q0       | in        | 32       |
| conv1_weights_q1       | in        | 32       |
| conv2_biases_address0  | out       | 5        |
| conv2_biases_q0        | in        | 32       |
| conv2_weights_address0 | out       | 11       |
| conv2_weights_address1 | out       | 11       |
| conv2_weights_q0       | in        | 32       |
| conv2_weights_q1       | in        | 32       |
| conv3_weights_address0 | out       | 10       |
| conv3_weights_address1 | out       | 10       |
| conv3_weights_q0       | in        | 32       |
| conv3_weights_q1       | in        | 32       |
| input_ftmap_address0   | out       | 16       |
| input_ftmap_q0         | in        | 32       |
| output_ftmap_address0  | out       | 16       |
| output_ftmap_d0        | out       | 32       |
+------------------------+-----------+----------+

* Other Ports
+--------------+---------+-----------+----------+
| Port         | Mode    | Direction | Bitwidth |
+--------------+---------+-----------+----------+
| conv3_biases | ap_none | in        | 32       |
+--------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| input_ftmap   | in        | float*   |
| conv1_weights | in        | float*   |
| conv1_biases  | in        | float*   |
| conv2_weights | in        | float*   |
| conv2_biases  | in        | float*   |
| conv3_weights | in        | float*   |
| conv3_biases  | in        | float*   |
| output_ftmap  | out       | float*   |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+------------------------+---------+----------+
| Argument      | HW Interface           | HW Type | HW Usage |
+---------------+------------------------+---------+----------+
| input_ftmap   | input_ftmap_address0   | port    | offset   |
| input_ftmap   | input_ftmap_ce0        | port    |          |
| input_ftmap   | input_ftmap_q0         | port    |          |
| conv1_weights | conv1_weights_address0 | port    | offset   |
| conv1_weights | conv1_weights_ce0      | port    |          |
| conv1_weights | conv1_weights_q0       | port    |          |
| conv1_weights | conv1_weights_address1 | port    | offset   |
| conv1_weights | conv1_weights_ce1      | port    |          |
| conv1_weights | conv1_weights_q1       | port    |          |
| conv1_biases  | conv1_biases_address0  | port    | offset   |
| conv1_biases  | conv1_biases_ce0       | port    |          |
| conv1_biases  | conv1_biases_q0        | port    |          |
| conv2_weights | conv2_weights_address0 | port    | offset   |
| conv2_weights | conv2_weights_ce0      | port    |          |
| conv2_weights | conv2_weights_q0       | port    |          |
| conv2_weights | conv2_weights_address1 | port    | offset   |
| conv2_weights | conv2_weights_ce1      | port    |          |
| conv2_weights | conv2_weights_q1       | port    |          |
| conv2_biases  | conv2_biases_address0  | port    | offset   |
| conv2_biases  | conv2_biases_ce0       | port    |          |
| conv2_biases  | conv2_biases_q0        | port    |          |
| conv3_weights | conv3_weights_address0 | port    | offset   |
| conv3_weights | conv3_weights_ce0      | port    |          |
| conv3_weights | conv3_weights_q0       | port    |          |
| conv3_weights | conv3_weights_address1 | port    | offset   |
| conv3_weights | conv3_weights_ce1      | port    |          |
| conv3_weights | conv3_weights_q1       | port    |          |
| conv3_biases  | conv3_biases           | port    |          |
| output_ftmap  | output_ftmap_address0  | port    | offset   |
| output_ftmap  | output_ftmap_ce0       | port    |          |
| output_ftmap  | output_ftmap_we0       | port    |          |
| output_ftmap  | output_ftmap_d0        | port    |          |
+---------------+------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+------------------------+------+---------+---------+
| Name                                               | DSP | Pragma | Variable               | Op   | Impl    | Latency |
+----------------------------------------------------+-----+--------+------------------------+------+---------+---------+
| + srcnn                                            | 12  |        |                        |      |         |         |
|  + conv1                                           | 0   |        |                        |      |         |         |
|    add_ln14_1_fu_834_p2                            | -   |        | add_ln14_1             | add  | fabric  | 0       |
|    add_ln14_fu_523_p2                              | -   |        | add_ln14               | add  | fabric  | 0       |
|    sub_ln47_fu_2718_p2                             | -   |        | sub_ln47               | sub  | fabric  | 0       |
|    mul_7ns_8ns_13_1_1_U6                           | -   |        | mul_ln42               | mul  | auto    | 0       |
|    add_ln16_fu_726_p2                              | -   |        | add_ln16               | add  | fabric  | 0       |
|    add_ln47_fu_2731_p2                             | -   |        | add_ln47               | add  | fabric  | 0       |
|    add_ln18_fu_621_p2                              | -   |        | add_ln18               | add  | fabric  | 0       |
|    add_ln42_8_fu_659_p2                            | -   |        | add_ln42_8             | add  | fabric  | 0       |
|    add_ln1432_13_fu_758_p2                         | -   |        | add_ln1432_13          | add  | fabric  | 0       |
|    add_ln1432_fu_768_p2                            | -   |        | add_ln1432             | add  | fabric  | 0       |
|    add_ln515_fu_952_p2                             | -   |        | add_ln515              | add  | fabric  | 0       |
|    sub_ln18_fu_966_p2                              | -   |        | sub_ln18               | sub  | fabric  | 0       |
|    result_10_fu_1044_p2                            | -   |        | result_10              | sub  | fabric  | 0       |
|    add_ln1432_5_fu_818_p2                          | -   |        | add_ln1432_5           | add  | fabric  | 0       |
|    add_ln515_6_fu_1101_p2                          | -   |        | add_ln515_6            | add  | fabric  | 0       |
|    sub_ln18_6_fu_1115_p2                           | -   |        | sub_ln18_6             | sub  | fabric  | 0       |
|    sub_ln59_fu_1189_p2                             | -   |        | sub_ln59               | sub  | fabric  | 0       |
|    add_ln1432_6_fu_879_p2                          | -   |        | add_ln1432_6           | add  | fabric  | 0       |
|    add_ln515_7_fu_1298_p2                          | -   |        | add_ln515_7            | add  | fabric  | 0       |
|    sub_ln18_7_fu_1312_p2                           | -   |        | sub_ln18_7             | sub  | fabric  | 0       |
|    sub_ln59_5_fu_1395_p2                           | -   |        | sub_ln59_5             | sub  | fabric  | 0       |
|    add_ln1432_7_fu_898_p2                          | -   |        | add_ln1432_7           | add  | fabric  | 0       |
|    add_ln515_8_fu_1490_p2                          | -   |        | add_ln515_8            | add  | fabric  | 0       |
|    sub_ln18_8_fu_1504_p2                           | -   |        | sub_ln18_8             | sub  | fabric  | 0       |
|    sub_ln59_6_fu_1577_p2                           | -   |        | sub_ln59_6             | sub  | fabric  | 0       |
|    add_ln1432_8_fu_1006_p2                         | -   |        | add_ln1432_8           | add  | fabric  | 0       |
|    add_ln515_9_fu_1673_p2                          | -   |        | add_ln515_9            | add  | fabric  | 0       |
|    sub_ln18_9_fu_1687_p2                           | -   |        | sub_ln18_9             | sub  | fabric  | 0       |
|    sub_ln59_7_fu_1760_p2                           | -   |        | sub_ln59_7             | sub  | fabric  | 0       |
|    add_ln515_10_fu_1844_p2                         | -   |        | add_ln515_10           | add  | fabric  | 0       |
|    sub_ln18_10_fu_1858_p2                          | -   |        | sub_ln18_10            | sub  | fabric  | 0       |
|    sub_ln59_8_fu_1931_p2                           | -   |        | sub_ln59_8             | sub  | fabric  | 0       |
|    add_ln1432_9_fu_1155_p2                         | -   |        | add_ln1432_9           | add  | fabric  | 0       |
|    add_ln515_11_fu_2016_p2                         | -   |        | add_ln515_11           | add  | fabric  | 0       |
|    sub_ln18_11_fu_2030_p2                          | -   |        | sub_ln18_11            | sub  | fabric  | 0       |
|    sub_ln59_9_fu_2103_p2                           | -   |        | sub_ln59_9             | sub  | fabric  | 0       |
|    add_ln1432_10_fu_1230_p2                        | -   |        | add_ln1432_10          | add  | fabric  | 0       |
|    add_ln515_12_fu_2187_p2                         | -   |        | add_ln515_12           | add  | fabric  | 0       |
|    sub_ln18_12_fu_2201_p2                          | -   |        | sub_ln18_12            | sub  | fabric  | 0       |
|    sub_ln59_10_fu_2274_p2                          | -   |        | sub_ln59_10            | sub  | fabric  | 0       |
|    add_ln1432_11_fu_1352_p2                        | -   |        | add_ln1432_11          | add  | fabric  | 0       |
|    add_ln515_13_fu_2359_p2                         | -   |        | add_ln515_13           | add  | fabric  | 0       |
|    sub_ln18_13_fu_2373_p2                          | -   |        | sub_ln18_13            | sub  | fabric  | 0       |
|    sub_ln59_11_fu_2446_p2                          | -   |        | sub_ln59_11            | sub  | fabric  | 0       |
|    add_ln1432_12_fu_1436_p2                        | -   |        | add_ln1432_12          | add  | fabric  | 0       |
|    add_ln515_14_fu_2530_p2                         | -   |        | add_ln515_14           | add  | fabric  | 0       |
|    sub_ln18_14_fu_2544_p2                          | -   |        | sub_ln18_14            | sub  | fabric  | 0       |
|    sub_ln59_12_fu_2617_p2                          | -   |        | sub_ln59_12            | sub  | fabric  | 0       |
|    add_ln31_fu_2667_p2                             | -   |        | add_ln31               | add  | fabric  | 0       |
|    add_ln18_1_fu_2678_p2                           | -   |        | add_ln18_1             | add  | fabric  | 0       |
|    add_ln16_1_fu_681_p2                            | -   |        | add_ln16_1             | add  | fabric  | 0       |
|  + conv2                                           | 7   |        |                        |      |         |         |
|    sub_i_i_i_i_i_i32_fu_2105_p2                    | -   |        | sub_i_i_i_i_i_i32      | add  | fabric  | 0       |
|    sub_i43_i_i_i36_fu_2119_p2                      | -   |        | sub_i43_i_i_i36        | sub  | fabric  | 0       |
|    result_6_fu_2205_p2                             | -   |        | result_6               | sub  | fabric  | 0       |
|    add_ln11_1_fu_1726_p2                           | -   |        | add_ln11_1             | add  | fabric  | 0       |
|    add_ln11_fu_1735_p2                             | -   |        | add_ln11               | add  | fabric  | 0       |
|    sub_ln38_fu_4691_p2                             | -   |        | sub_ln38               | sub  | fabric  | 0       |
|    add_ln13_fu_1896_p2                             | -   |        | add_ln13               | add  | fabric  | 0       |
|    add_ln38_fu_4704_p2                             | -   |        | add_ln38               | add  | fabric  | 0       |
|    sub_i_i_i_i_i_i32_mid1_fu_2740_p2               | -   |        | sub_i_i_i_i_i_i32_mid1 | add  | fabric  | 0       |
|    sub_i43_i_i_i36_mid1_fu_2754_p2                 | -   |        | sub_i43_i_i_i36_mid1   | sub  | fabric  | 0       |
|    result_6_mid1_fu_2853_p2                        | -   |        | result_6_mid1          | sub  | fabric  | 0       |
|    sub_ln33_fu_2886_p2                             | -   |        | sub_ln33               | sub  | fabric  | 0       |
|    sub_i_i_i_i_i_i_fu_2438_p2                      | -   |        | sub_i_i_i_i_i_i        | add  | fabric  | 0       |
|    sub_i43_i_i_i_fu_2452_p2                        | -   |        | sub_i43_i_i_i          | sub  | fabric  | 0       |
|    result_3_fu_2538_p2                             | -   |        | result_3               | sub  | fabric  | 0       |
|    add_ln33_81_fu_2898_p2                          | -   |        | add_ln33_81            | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_1                  | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_3                  | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_5                  | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_7                  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_8        | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_9                  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_9        | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_s        | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_10                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_10       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_11       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_12                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_12       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_13       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_14                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_14       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_15       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_16                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_16       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_17       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_18                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_18       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_19       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_20                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_20       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_21       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_22                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_22       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_24                 | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_26                 | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_28                 | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_30                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_31       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_32                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_32       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_33       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_34                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_34       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_35       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_36                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_36       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_37       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_38                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_38       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_39       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_40                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_40       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_41       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_42                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_42       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_43       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_44                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_44       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_45       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_46                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | convolution_4_46       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_48                 | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_50                 | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_52                 | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_54                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_55       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_56                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_56       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_57       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_58                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_58       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_59       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_60                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_60       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_61       | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U16               | 3   |        | mul_62                 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13              | 2   |        | convolution_4_62       | fadd | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14              | 2   |        | y_assign               | fadd | fulldsp | 3       |
|    add_ln15_fu_1857_p2                             | -   |        | add_ln15               | add  | fabric  | 0       |
|    add_ln13_2_fu_4277_p2                           | -   |        | add_ln13_2             | add  | fabric  | 0       |
|  + conv3                                           | 0   |        |                        |      |         |         |
|    add_ln13_1_fu_143_p2                            | -   |        | add_ln13_1             | add  | fabric  | 0       |
|    add_ln13_fu_155_p2                              | -   |        | add_ln13               | add  | fabric  | 0       |
|    add_ln15_fu_188_p2                              | -   |        | add_ln15               | add  | fabric  | 0       |
|   + conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 | 0   |        |                        |      |         |         |
|     add_ln26_1_fu_347_p2                           | -   |        | add_ln26_1             | add  | fabric  | 0       |
|     add_ln26_fu_359_p2                             | -   |        | add_ln26               | add  | fabric  | 0       |
|     sub_ln33_fu_692_p2                             | -   |        | sub_ln33               | sub  | fabric  | 0       |
|     mul_6ns_6ns_10_1_1_U25                         | -   |        | mul_ln33               | mul  | auto    | 0       |
|     add_ln33_4_fu_407_p2                           | -   |        | add_ln33_4             | add  | fabric  | 0       |
|     add_ln1432_5_fu_429_p2                         | -   |        | add_ln1432_5           | add  | fabric  | 0       |
|     add_ln1432_fu_439_p2                           | -   |        | add_ln1432             | add  | fabric  | 0       |
|     add_ln515_fu_1011_p2                           | -   |        | add_ln515              | add  | fabric  | 0       |
|     sub_ln18_fu_1025_p2                            | -   |        | sub_ln18               | sub  | fabric  | 0       |
|     result_2_fu_1099_p2                            | -   |        | result_2               | sub  | fabric  | 0       |
|     add_ln1432_1_fu_742_p2                         | -   |        | add_ln1432_1           | add  | fabric  | 0       |
|     add_ln515_1_fu_1307_p2                         | -   |        | add_ln515_1            | add  | fabric  | 0       |
|     sub_ln18_1_fu_1321_p2                          | -   |        | sub_ln18_1             | sub  | fabric  | 0       |
|     sub_ln59_fu_1392_p2                            | -   |        | sub_ln59               | sub  | fabric  | 0       |
|     add_ln33_9_fu_1410_p2                          | -   |        | add_ln33_9             | add  | fabric  | 0       |
|     add_ln1432_2_fu_815_p2                         | -   |        | add_ln1432_2           | add  | fabric  | 0       |
|     add_ln515_2_fu_1618_p2                         | -   |        | add_ln515_2            | add  | fabric  | 0       |
|     sub_ln18_2_fu_1632_p2                          | -   |        | sub_ln18_2             | sub  | fabric  | 0       |
|     sub_ln59_1_fu_1707_p2                          | -   |        | sub_ln59_1             | sub  | fabric  | 0       |
|     add_ln33_11_fu_1725_p2                         | -   |        | add_ln33_11            | add  | fabric  | 0       |
|     add_ln515_3_fu_614_p2                          | -   |        | add_ln515_3            | add  | fabric  | 0       |
|     sub_ln18_3_fu_628_p2                           | -   |        | sub_ln18_3             | sub  | fabric  | 0       |
|     sub_ln59_2_fu_783_p2                           | -   |        | sub_ln59_2             | sub  | fabric  | 0       |
|     add_ln33_13_fu_801_p2                          | -   |        | add_ln33_13            | add  | fabric  | 0       |
|     add_ln1432_3_fu_825_p2                         | -   |        | add_ln1432_3           | add  | fabric  | 0       |
|     add_ln515_4_fu_1930_p2                         | -   |        | add_ln515_4            | add  | fabric  | 0       |
|     sub_ln18_4_fu_1944_p2                          | -   |        | sub_ln18_4             | sub  | fabric  | 0       |
|     sub_ln59_3_fu_2019_p2                          | -   |        | sub_ln59_3             | sub  | fabric  | 0       |
|     add_ln33_15_fu_2037_p2                         | -   |        | add_ln33_15            | add  | fabric  | 0       |
|     add_ln1432_4_fu_1065_p2                        | -   |        | add_ln1432_4           | add  | fabric  | 0       |
|     add_ln515_5_fu_2245_p2                         | -   |        | add_ln515_5            | add  | fabric  | 0       |
|     sub_ln18_5_fu_2259_p2                          | -   |        | sub_ln18_5             | sub  | fabric  | 0       |
|     sub_ln59_4_fu_2334_p2                          | -   |        | sub_ln59_4             | sub  | fabric  | 0       |
|     add_ln33_17_fu_2352_p2                         | -   |        | add_ln33_17            | add  | fabric  | 0       |
|     add_ln28_fu_2393_p2                            | -   |        | add_ln28               | add  | fabric  | 0       |
+----------------------------------------------------+-----+--------+------------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+-------+------+--------+---------------+---------+------+---------+
| Name              | BRAM  | URAM | Pragma | Variable      | Storage | Impl | Latency |
+-------------------+-------+------+--------+---------------+---------+------+---------+
| + srcnn           | 11064 | 0    |        |               |         |      |         |
|   layer1_output_U | 7374  | -    |        | layer1_output | ram_s2p | auto | 1       |
|   layer2_output_U | 3690  | -    |        | layer2_output | ram_1p  | auto | 1       |
+-------------------+-------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

