
Starting:    C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\bin\mbin\synplify.exe
Install:     C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1
Date:        Wed Oct 23 16:08:17 2013
Version:     E-2010.09A-1

Arguments:   -product synplify_pro ROC_top_syn.prj
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Feature: actel_oem




Running synthesis on ROC_top_syn:synthesis

log file: "C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\synthesis\ROC_top.srr"



Running HDL Compiler...


Compiler Completed
Return Code: 0
Run Time:00:00:01


Running ProASIC3E Mapper...


ProASIC3E Mapper Completed with warnings
Return Code: 1
Run Time:00:00:02

exit status=0


License checkin: synplifypro_actel

