// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "04/18/2021 20:24:36"

// 
// Device: Altera 10M08SAU169C8G Package UFBGA169
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MEDTH (
	clk,
	nRst,
	SDA,
	SCL);
input 	clk;
input 	nRst;
inout 	SDA;
inout 	SCL;

// Design Ports Information
// SDA	=>  Location: PIN_D1,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: 8mA
// SCL	=>  Location: PIN_E3,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: 8mA
// nRst	=>  Location: PIN_E7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// clk	=>  Location: PIN_H6,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SCL~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \clk~input_o ;
wire \sintesis:PLL|altpll_component|auto_generated|wire_pll1_fbout ;
wire \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \I2C|U1|U0|cnt_SCL[0]~8_combout ;
wire \~GND~combout ;
wire \nRst~input_o ;
wire \I2C|U1|U0|cnt_SCL[2]~15 ;
wire \I2C|U1|U0|cnt_SCL[3]~16_combout ;
wire \I2C|U1|U0|cnt_SCL[3]~17 ;
wire \I2C|U1|U0|cnt_SCL[4]~18_combout ;
wire \I2C|U1|U0|Equal3~0_combout ;
wire \I2C|U1|U0|cnt_SCL[4]~19 ;
wire \I2C|U1|U0|cnt_SCL[5]~20_combout ;
wire \I2C|U1|U0|cnt_SCL[5]~21 ;
wire \I2C|U1|U0|cnt_SCL[6]~22_combout ;
wire \I2C|U1|U0|Equal3~1_combout ;
wire \I2C|U1|U0|cnt_SCL[6]~23 ;
wire \I2C|U1|U0|cnt_SCL[7]~24_combout ;
wire \I2C|U1|U0|Equal3~2_combout ;
wire \I2C|U1|U0|LessThan0~0_combout ;
wire \I2C|U1|U0|cnt_SCL~10_combout ;
wire \TIMER|Add2~1_combout ;
wire \TIMER|Add0~0_combout ;
wire \TIMER|Add0~1 ;
wire \TIMER|Add0~2_combout ;
wire \TIMER|Add0~3 ;
wire \TIMER|Add0~4_combout ;
wire \TIMER|Add0~5 ;
wire \TIMER|Add0~6_combout ;
wire \TIMER|Add0~7 ;
wire \TIMER|Add0~8_combout ;
wire \TIMER|Add0~9 ;
wire \TIMER|Add0~10_combout ;
wire \TIMER|cnt_div_1ms~5_combout ;
wire \TIMER|Add0~11 ;
wire \TIMER|Add0~12_combout ;
wire \TIMER|Add0~13 ;
wire \TIMER|Add0~14_combout ;
wire \TIMER|cnt_div_1ms~4_combout ;
wire \TIMER|Add0~15 ;
wire \TIMER|Add0~16_combout ;
wire \TIMER|Add0~17 ;
wire \TIMER|Add0~18_combout ;
wire \TIMER|cnt_div_1ms~3_combout ;
wire \TIMER|Add0~19 ;
wire \TIMER|Add0~20_combout ;
wire \TIMER|cnt_div_1ms~2_combout ;
wire \TIMER|Add0~21 ;
wire \TIMER|Add0~22_combout ;
wire \TIMER|Add0~23 ;
wire \TIMER|Add0~24_combout ;
wire \TIMER|Add0~25 ;
wire \TIMER|Add0~26_combout ;
wire \TIMER|Add0~27 ;
wire \TIMER|Add0~28_combout ;
wire \TIMER|Add0~29 ;
wire \TIMER|Add0~30_combout ;
wire \TIMER|cnt_div_1ms~1_combout ;
wire \TIMER|Add0~31 ;
wire \TIMER|Add0~32_combout ;
wire \TIMER|cnt_div_1ms~0_combout ;
wire \TIMER|Equal0~0_combout ;
wire \TIMER|Equal0~1_combout ;
wire \TIMER|Equal0~3_combout ;
wire \TIMER|Equal0~2_combout ;
wire \TIMER|Equal0~4_combout ;
wire \TIMER|cnt_div_5ms[0]~3_combout ;
wire \TIMER|cnt_div_5ms[1]~4_combout ;
wire \TIMER|Equal0~5_combout ;
wire \TIMER|cnt_div_5ms[2]~2_combout ;
wire \TIMER|tic_5ms~0_combout ;
wire \TIMER|tic_5ms~combout ;
wire \TIMER|cnt_div_125ms[0]~4_combout ;
wire \TIMER|Add2~2 ;
wire \TIMER|Add2~3_combout ;
wire \TIMER|tic_125ms~1_combout ;
wire \TIMER|Add2~0_combout ;
wire \TIMER|cnt_div_125ms[1]~3_combout ;
wire \TIMER|Add2~4 ;
wire \TIMER|Add2~5_combout ;
wire \TIMER|cnt_div_125ms[2]~2_combout ;
wire \TIMER|Add2~6 ;
wire \TIMER|Add2~7_combout ;
wire \TIMER|cnt_div_125ms[3]~1_combout ;
wire \TIMER|Add2~8 ;
wire \TIMER|Add2~9_combout ;
wire \TIMER|cnt_div_125ms[4]~0_combout ;
wire \TIMER|tic_125ms~0_combout ;
wire \TIMER|toggle_div_025s~0_combout ;
wire \TIMER|toggle_div_025s~q ;
wire \THPROC|estado.comando_escritura~q ;
wire \THPROC|estado.chequeo_fin_escr~q ;
wire \TIMER|tic_125ms~combout ;
wire \THPROC|Selector11~0_combout ;
wire \THPROC|estado.espera_tic~q ;
wire \THPROC|estado~18_combout ;
wire \THPROC|estado.escritura1~q ;
wire \THPROC|estado.escritura2~q ;
wire \THPROC|estado.escritura3~q ;
wire \THPROC|estado.escritura4~q ;
wire \THPROC|WideOr1~0_combout ;
wire \THPROC|Selector8~0_combout ;
wire \THPROC|Selector10~0_combout ;
wire \I2C|U1|U0|Equal4~0_combout ;
wire \I2C|U1|U0|start~0_combout ;
wire \I2C|U1|U0|start~q ;
wire \I2C|U1|U0|Equal4~1_combout ;
wire \I2C|U1|U0|SCL_up~combout ;
wire \I2C|U1|U0|ena_in_SDA~0_combout ;
wire \I2C|U1|U0|ena_in_SDA~combout ;
wire \I2C|U1|U1|cnt_pulsos_SCL~3_combout ;
wire \I2C|U0|fifo_wr|num_bytes[0]~8_combout ;
wire \I2C|U0|fin_tx_i~q ;
wire \THPROC|add[0]~0_combout ;
wire \THPROC|Selector3~0_combout ;
wire \THPROC|Selector0~0_combout ;
wire \THPROC|we~q ;
wire \I2C|U0|we_fifo_wr~0_combout ;
wire \I2C|U0|status[3]~0_combout ;
wire \I2C|U1|U1|Selector4~3_combout ;
wire \I2C|U1|U1|Selector13~0_combout ;
wire \SDA~input_o ;
wire \I2C|U1|U3|SDA_sync[0]~0_combout ;
wire \I2C|U1|U3|SDA_sync[2]~feeder_combout ;
wire \I2C|U1|U3|filtro~1_combout ;
wire \I2C|U1|U3|filtro~2_combout ;
wire \I2C|U1|U3|Equal0~0_combout ;
wire \I2C|U1|U3|filtro~3_combout ;
wire \I2C|U1|U3|Equal0~1_combout ;
wire \I2C|U1|U3|process_0~0_combout ;
wire \I2C|U1|U3|filtro~4_combout ;
wire \I2C|U1|U3|filtro[6]~0_combout ;
wire \I2C|U1|U1|Selector13~1_combout ;
wire \I2C|U1|U1|Selector13~2_combout ;
wire \I2C|U1|U1|fin_byte~q ;
wire \I2C|U0|fifo_wr|rd_mem~combout ;
wire \I2C|U0|fifo_wr|num_bytes[0]~9 ;
wire \I2C|U0|fifo_wr|num_bytes[1]~10_combout ;
wire \I2C|U0|fifo_wr|full~1_combout ;
wire \I2C|U0|fifo_wr|num_bytes[1]~11 ;
wire \I2C|U0|fifo_wr|num_bytes[2]~12_combout ;
wire \I2C|U0|fifo_wr|num_bytes[2]~13 ;
wire \I2C|U0|fifo_wr|num_bytes[3]~14_combout ;
wire \I2C|U0|fifo_wr|num_bytes[3]~15 ;
wire \I2C|U0|fifo_wr|num_bytes[4]~16_combout ;
wire \I2C|U0|fifo_wr|num_bytes[4]~17 ;
wire \I2C|U0|fifo_wr|num_bytes[5]~18_combout ;
wire \I2C|U0|fifo_wr|num_bytes[5]~19 ;
wire \I2C|U0|fifo_wr|num_bytes[6]~21 ;
wire \I2C|U0|fifo_wr|num_bytes[7]~22_combout ;
wire \I2C|U0|fifo_wr|num_bytes[7]~23 ;
wire \I2C|U0|fifo_wr|full~2_combout ;
wire \I2C|U0|fifo_wr|full~q ;
wire \I2C|U0|fifo_wr|process_1~0_combout ;
wire \I2C|U0|fifo_wr|num_bytes[6]~20_combout ;
wire \I2C|U0|Equal4~1_combout ;
wire \I2C|U0|Equal4~0_combout ;
wire \I2C|U0|Equal4~2_combout ;
wire \I2C|U0|we_fifo_wr~1_combout ;
wire \I2C|U0|fifo_wr|we_mem~combout ;
wire \I2C|U0|fifo_wr|add_rd[0]~8_combout ;
wire \I2C|U0|fifo_wr|add_rd[0]~10_combout ;
wire \I2C|U0|fifo_wr|add_wr[0]~0_combout ;
wire \I2C|U0|fifo_wr|add_rd[0]~9 ;
wire \I2C|U0|fifo_wr|add_rd[1]~11_combout ;
wire \I2C|U0|fifo_wr|add_wr[0]~1 ;
wire \I2C|U0|fifo_wr|add_wr[1]~2_combout ;
wire \I2C|U0|fifo_wr|add_rd[1]~12 ;
wire \I2C|U0|fifo_wr|add_rd[2]~13_combout ;
wire \I2C|U0|fifo_wr|add_wr[1]~3 ;
wire \I2C|U0|fifo_wr|add_wr[2]~4_combout ;
wire \I2C|U0|fifo_wr|add_rd[2]~14 ;
wire \I2C|U0|fifo_wr|add_rd[3]~15_combout ;
wire \I2C|U0|fifo_wr|add_wr[2]~5 ;
wire \I2C|U0|fifo_wr|add_wr[3]~6_combout ;
wire \I2C|U0|fifo_wr|add_rd[3]~16 ;
wire \I2C|U0|fifo_wr|add_rd[4]~17_combout ;
wire \I2C|U0|fifo_wr|add_wr[3]~7 ;
wire \I2C|U0|fifo_wr|add_wr[4]~8_combout ;
wire \I2C|U0|fifo_wr|add_rd[4]~18 ;
wire \I2C|U0|fifo_wr|add_rd[5]~19_combout ;
wire \I2C|U0|fifo_wr|add_wr[4]~9 ;
wire \I2C|U0|fifo_wr|add_wr[5]~10_combout ;
wire \I2C|U0|fifo_wr|add_rd[5]~20 ;
wire \I2C|U0|fifo_wr|add_rd[6]~21_combout ;
wire \I2C|U0|fifo_wr|add_wr[5]~11 ;
wire \I2C|U0|fifo_wr|add_wr[6]~12_combout ;
wire \I2C|U0|fifo_wr|add_rd[6]~22 ;
wire \I2C|U0|fifo_wr|add_rd[7]~23_combout ;
wire \I2C|U0|fifo_wr|add_wr[6]~13 ;
wire \I2C|U0|fifo_wr|add_wr[7]~14_combout ;
wire \THPROC|Selector8~1_combout ;
wire \THPROC|Selector3~1_combout ;
wire \I2C|U1|U1|nWR_1~0_combout ;
wire \I2C|U1|U1|nWR_1~q ;
wire \I2C|U1|U1|nWR~3_combout ;
wire \I2C|U1|U1|nWR~2_combout ;
wire \I2C|U1|U1|nWR~q ;
wire \I2C|U1|U1|tx_ok~0_combout ;
wire \I2C|U1|U1|tx_ok~1_combout ;
wire \I2C|U1|U1|tx_ok~q ;
wire \I2C|U0|NACK_1_T~0_combout ;
wire \I2C|U0|process_1~0_combout ;
wire \I2C|U0|we_reg_ctrl~0_combout ;
wire \I2C|U0|status[2]~1_combout ;
wire \I2C|U0|ena_wr_byte~0_combout ;
wire \I2C|U0|ena_wr_byte~1_combout ;
wire \I2C|U0|ena_wr_byte~q ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1_combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0_combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2_combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3_combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ;
wire \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \I2C|U0|ena_byte~2_combout ;
wire \I2C|U0|reg_rd[2]~feeder_combout ;
wire \I2C|U0|ena_byte~0_combout ;
wire \I2C|U0|ena_byte~1_combout ;
wire \I2C|U0|ena_byte~3_combout ;
wire \I2C|U0|Equal5~0_combout ;
wire \I2C|U0|ena_byte~6_combout ;
wire \I2C|U0|ena_byte~5_combout ;
wire \I2C|U0|ena_byte~4_combout ;
wire \I2C|U0|ena_byte~7_combout ;
wire \I2C|U0|ena_byte~8_combout ;
wire \I2C|U0|ena_byte~9_combout ;
wire \I2C|U1|U1|Selector4~2_combout ;
wire \I2C|U1|U1|Selector1~0_combout ;
wire \I2C|U1|U1|estado.cargar_byte~q ;
wire \I2C|U1|U1|Selector12~0_combout ;
wire \I2C|U1|U1|Add0~2_combout ;
wire \I2C|U1|U1|cnt_pulsos_SCL[1]~2_combout ;
wire \I2C|U1|U1|Selector11~0_combout ;
wire \I2C|U1|U1|Add0~1_combout ;
wire \I2C|U1|U1|cnt_pulsos_SCL[2]~1_combout ;
wire \I2C|U1|U1|Selector10~0_combout ;
wire \I2C|U1|U1|Add0~0_combout ;
wire \I2C|U1|U1|cnt_pulsos_SCL[3]~0_combout ;
wire \I2C|U1|U1|Selector9~0_combout ;
wire \I2C|U1|U1|Selector5~2_combout ;
wire \I2C|U1|U1|Selector3~0_combout ;
wire \I2C|U1|U1|Selector3~1_combout ;
wire \I2C|U1|U1|estado.ACK~q ;
wire \I2C|U1|U1|Selector4~5_combout ;
wire \I2C|U1|U1|Selector4~4_combout ;
wire \I2C|U1|U1|Selector4~6_combout ;
wire \I2C|U1|U1|Selector4~7_combout ;
wire \I2C|U1|U1|estado.inhabilitar_SCL~q ;
wire \I2C|U1|U1|estado.stop~0_combout ;
wire \I2C|U1|U1|estado.stop~q ;
wire \I2C|U1|U1|Selector5~0_combout ;
wire \I2C|U1|U1|fin_tx~2_combout ;
wire \I2C|U1|U1|fin_tx~q ;
wire \I2C|U0|status~2_combout ;
wire \I2C|U0|we_reg_rd~0_combout ;
wire \I2C|U0|ini_i~0_combout ;
wire \I2C|U0|ini_i~1_combout ;
wire \I2C|U0|ini_i~2_combout ;
wire \I2C|U0|ini~q ;
wire \I2C|U1|U1|Selector0~0_combout ;
wire \I2C|U1|U1|Selector0~1_combout ;
wire \I2C|U1|U1|estado.libre~q ;
wire \I2C|U1|U1|Selector5~1_combout ;
wire \I2C|U1|U1|Selector2~0_combout ;
wire \I2C|U1|U1|Selector2~1_combout ;
wire \I2C|U1|U1|estado.tx_byte~q ;
wire \I2C|U1|U1|ena_SCL~0_combout ;
wire \I2C|U1|U0|Equal4~2_combout ;
wire \I2C|U1|U0|cnt_SCL~11_combout ;
wire \I2C|U1|U0|cnt_SCL[0]~9 ;
wire \I2C|U1|U0|cnt_SCL[1]~12_combout ;
wire \I2C|U1|U0|cnt_SCL[1]~13 ;
wire \I2C|U1|U0|cnt_SCL[2]~14_combout ;
wire \I2C|U1|U0|ena_out_SDA~0_combout ;
wire \I2C|U1|U0|ena_out_SDA~1_combout ;
wire \I2C|U1|U0|ena_out_SDA~combout ;
wire \I2C|U1|U1|reset_SDA~1_combout ;
wire \I2C|U1|U1|reset_SDA~0_combout ;
wire \I2C|U1|U1|preset_SDA~0_combout ;
wire \I2C|U1|U2|reg_SDA[0]~4_combout ;
wire \I2C|U1|U1|ena_SCL~1_combout ;
wire \I2C|U1|U1|carga_reg_out_SDA~0_combout ;
wire \I2C|U1|U2|reg_SDA[0]~12_combout ;
wire \I2C|U1|U2|reg_SDA[0]~13_combout ;
wire \I2C|U1|U2|reg_SDA~11_combout ;
wire \I2C|U1|U2|reg_SDA[7]~5_combout ;
wire \I2C|U1|U2|reg_SDA~10_combout ;
wire \I2C|U1|U2|reg_SDA~9_combout ;
wire \I2C|U1|U2|reg_SDA~8_combout ;
wire \I2C|U1|U2|reg_SDA~7_combout ;
wire \I2C|U1|U2|reg_SDA~6_combout ;
wire \I2C|U1|U2|reg_SDA~3_combout ;
wire \I2C|U1|U2|reg_SDA~0_combout ;
wire \I2C|U1|U2|reg_SDA~1_combout ;
wire \I2C|U1|U2|reg_SDA~2_combout ;
wire \I2C|U1|U0|n_ctrl_SCL~0_combout ;
wire \I2C|U1|U0|n_ctrl_SCL~1_combout ;
wire \I2C|U1|U0|n_ctrl_SCL_reg~q ;
wire [7:0] \I2C|U0|status ;
wire [7:0] \I2C|U1|U0|cnt_SCL ;
wire [7:0] \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \I2C|U0|fifo_wr|num_bytes ;
wire [8:0] \I2C|U1|U2|reg_SDA ;
wire [4:0] \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \I2C|U1|U1|cnt_pulsos_SCL ;
wire [7:0] \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b ;
wire [7:0] \I2C|U0|fifo_wr|add_rd ;
wire [7:0] \I2C|U0|reg_rd ;
wire [6:1] \I2C|U1|U3|filtro ;
wire [7:0] \THPROC|dato_w ;
wire [1:0] \THPROC|add ;
wire [2:0] \I2C|U1|U3|SDA_sync ;
wire [16:0] \TIMER|cnt_div_1ms ;
wire [2:0] \TIMER|cnt_div_5ms ;
wire [4:0] \TIMER|cnt_div_125ms ;

wire [4:0] \sintesis:PLL|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk [0] = \sintesis:PLL|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk [1] = \sintesis:PLL|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk [2] = \sintesis:PLL|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk [3] = \sintesis:PLL|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk [4] = \sintesis:PLL|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [0] = \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [1] = \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [2] = \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [3] = \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [4] = \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [5] = \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [6] = \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [7] = \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X10_Y22_N16
fiftyfivenm_io_obuf \SDA~output (
	.i(!\I2C|U1|U2|reg_SDA [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDA),
	.obar());
// synopsys translate_off
defparam \SDA~output .bus_hold = "false";
defparam \SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N16
fiftyfivenm_io_obuf \SCL~output (
	.i(!\I2C|U1|U0|n_ctrl_SCL_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCL),
	.obar());
// synopsys translate_off
defparam \SCL~output .bus_hold = "false";
defparam \SCL~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \sintesis:PLL|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\sintesis:PLL|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk0_divide_by = 3;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .m = 25;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .n = 1;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 416;
defparam \sintesis:PLL|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL[0]~8 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL[0]~8_combout  = !\I2C|U1|U0|cnt_SCL [0]
// \I2C|U1|U0|cnt_SCL[0]~9  = CARRY(!\I2C|U1|U0|cnt_SCL [0])

	.dataa(gnd),
	.datab(\I2C|U1|U0|cnt_SCL [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C|U1|U0|cnt_SCL[0]~8_combout ),
	.cout(\I2C|U1|U0|cnt_SCL[0]~9 ));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[0]~8 .lut_mask = 16'h3333;
defparam \I2C|U1|U0|cnt_SCL[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y25_N8
fiftyfivenm_io_ibuf \nRst~input (
	.i(nRst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nRst~input_o ));
// synopsys translate_off
defparam \nRst~input .bus_hold = "false";
defparam \nRst~input .listen_to_nsleep_signal = "false";
defparam \nRst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL[2]~14 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL[2]~14_combout  = (\I2C|U1|U0|cnt_SCL [2] & (\I2C|U1|U0|cnt_SCL[1]~13  $ (GND))) # (!\I2C|U1|U0|cnt_SCL [2] & (!\I2C|U1|U0|cnt_SCL[1]~13  & VCC))
// \I2C|U1|U0|cnt_SCL[2]~15  = CARRY((\I2C|U1|U0|cnt_SCL [2] & !\I2C|U1|U0|cnt_SCL[1]~13 ))

	.dataa(gnd),
	.datab(\I2C|U1|U0|cnt_SCL [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U1|U0|cnt_SCL[1]~13 ),
	.combout(\I2C|U1|U0|cnt_SCL[2]~14_combout ),
	.cout(\I2C|U1|U0|cnt_SCL[2]~15 ));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[2]~14 .lut_mask = 16'hC30C;
defparam \I2C|U1|U0|cnt_SCL[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL[3]~16 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL[3]~16_combout  = (\I2C|U1|U0|cnt_SCL [3] & (!\I2C|U1|U0|cnt_SCL[2]~15 )) # (!\I2C|U1|U0|cnt_SCL [3] & ((\I2C|U1|U0|cnt_SCL[2]~15 ) # (GND)))
// \I2C|U1|U0|cnt_SCL[3]~17  = CARRY((!\I2C|U1|U0|cnt_SCL[2]~15 ) # (!\I2C|U1|U0|cnt_SCL [3]))

	.dataa(gnd),
	.datab(\I2C|U1|U0|cnt_SCL [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U1|U0|cnt_SCL[2]~15 ),
	.combout(\I2C|U1|U0|cnt_SCL[3]~16_combout ),
	.cout(\I2C|U1|U0|cnt_SCL[3]~17 ));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[3]~16 .lut_mask = 16'h3C3F;
defparam \I2C|U1|U0|cnt_SCL[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \I2C|U1|U0|cnt_SCL[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|cnt_SCL[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U1|U0|cnt_SCL~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|cnt_SCL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[3] .is_wysiwyg = "true";
defparam \I2C|U1|U0|cnt_SCL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL[4]~18 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL[4]~18_combout  = (\I2C|U1|U0|cnt_SCL [4] & (\I2C|U1|U0|cnt_SCL[3]~17  $ (GND))) # (!\I2C|U1|U0|cnt_SCL [4] & (!\I2C|U1|U0|cnt_SCL[3]~17  & VCC))
// \I2C|U1|U0|cnt_SCL[4]~19  = CARRY((\I2C|U1|U0|cnt_SCL [4] & !\I2C|U1|U0|cnt_SCL[3]~17 ))

	.dataa(\I2C|U1|U0|cnt_SCL [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U1|U0|cnt_SCL[3]~17 ),
	.combout(\I2C|U1|U0|cnt_SCL[4]~18_combout ),
	.cout(\I2C|U1|U0|cnt_SCL[4]~19 ));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[4]~18 .lut_mask = 16'hA50A;
defparam \I2C|U1|U0|cnt_SCL[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \I2C|U1|U0|cnt_SCL[4] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|cnt_SCL[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U1|U0|cnt_SCL~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|cnt_SCL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[4] .is_wysiwyg = "true";
defparam \I2C|U1|U0|cnt_SCL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
fiftyfivenm_lcell_comb \I2C|U1|U0|Equal3~0 (
// Equation(s):
// \I2C|U1|U0|Equal3~0_combout  = (\I2C|U1|U0|cnt_SCL [4] & (\I2C|U1|U0|cnt_SCL [1] & (\I2C|U1|U0|cnt_SCL [0] & !\I2C|U1|U0|cnt_SCL [2])))

	.dataa(\I2C|U1|U0|cnt_SCL [4]),
	.datab(\I2C|U1|U0|cnt_SCL [1]),
	.datac(\I2C|U1|U0|cnt_SCL [0]),
	.datad(\I2C|U1|U0|cnt_SCL [2]),
	.cin(gnd),
	.combout(\I2C|U1|U0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|Equal3~0 .lut_mask = 16'h0080;
defparam \I2C|U1|U0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL[5]~20 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL[5]~20_combout  = (\I2C|U1|U0|cnt_SCL [5] & (!\I2C|U1|U0|cnt_SCL[4]~19 )) # (!\I2C|U1|U0|cnt_SCL [5] & ((\I2C|U1|U0|cnt_SCL[4]~19 ) # (GND)))
// \I2C|U1|U0|cnt_SCL[5]~21  = CARRY((!\I2C|U1|U0|cnt_SCL[4]~19 ) # (!\I2C|U1|U0|cnt_SCL [5]))

	.dataa(gnd),
	.datab(\I2C|U1|U0|cnt_SCL [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U1|U0|cnt_SCL[4]~19 ),
	.combout(\I2C|U1|U0|cnt_SCL[5]~20_combout ),
	.cout(\I2C|U1|U0|cnt_SCL[5]~21 ));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[5]~20 .lut_mask = 16'h3C3F;
defparam \I2C|U1|U0|cnt_SCL[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \I2C|U1|U0|cnt_SCL[5] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|cnt_SCL[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U1|U0|cnt_SCL~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|cnt_SCL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[5] .is_wysiwyg = "true";
defparam \I2C|U1|U0|cnt_SCL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL[6]~22 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL[6]~22_combout  = (\I2C|U1|U0|cnt_SCL [6] & (\I2C|U1|U0|cnt_SCL[5]~21  $ (GND))) # (!\I2C|U1|U0|cnt_SCL [6] & (!\I2C|U1|U0|cnt_SCL[5]~21  & VCC))
// \I2C|U1|U0|cnt_SCL[6]~23  = CARRY((\I2C|U1|U0|cnt_SCL [6] & !\I2C|U1|U0|cnt_SCL[5]~21 ))

	.dataa(\I2C|U1|U0|cnt_SCL [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U1|U0|cnt_SCL[5]~21 ),
	.combout(\I2C|U1|U0|cnt_SCL[6]~22_combout ),
	.cout(\I2C|U1|U0|cnt_SCL[6]~23 ));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[6]~22 .lut_mask = 16'hA50A;
defparam \I2C|U1|U0|cnt_SCL[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \I2C|U1|U0|cnt_SCL[6] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|cnt_SCL[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U1|U0|cnt_SCL~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|cnt_SCL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[6] .is_wysiwyg = "true";
defparam \I2C|U1|U0|cnt_SCL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
fiftyfivenm_lcell_comb \I2C|U1|U0|Equal3~1 (
// Equation(s):
// \I2C|U1|U0|Equal3~1_combout  = (\I2C|U1|U0|Equal3~0_combout  & (\I2C|U1|U0|cnt_SCL [6] & \I2C|U1|U0|cnt_SCL [3]))

	.dataa(gnd),
	.datab(\I2C|U1|U0|Equal3~0_combout ),
	.datac(\I2C|U1|U0|cnt_SCL [6]),
	.datad(\I2C|U1|U0|cnt_SCL [3]),
	.cin(gnd),
	.combout(\I2C|U1|U0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|Equal3~1 .lut_mask = 16'hC000;
defparam \I2C|U1|U0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL[7]~24 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL[7]~24_combout  = \I2C|U1|U0|cnt_SCL [7] $ (\I2C|U1|U0|cnt_SCL[6]~23 )

	.dataa(gnd),
	.datab(\I2C|U1|U0|cnt_SCL [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\I2C|U1|U0|cnt_SCL[6]~23 ),
	.combout(\I2C|U1|U0|cnt_SCL[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[7]~24 .lut_mask = 16'h3C3C;
defparam \I2C|U1|U0|cnt_SCL[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \I2C|U1|U0|cnt_SCL[7] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|cnt_SCL[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U1|U0|cnt_SCL~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|cnt_SCL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[7] .is_wysiwyg = "true";
defparam \I2C|U1|U0|cnt_SCL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
fiftyfivenm_lcell_comb \I2C|U1|U0|Equal3~2 (
// Equation(s):
// \I2C|U1|U0|Equal3~2_combout  = (\I2C|U1|U0|Equal3~1_combout  & (\I2C|U1|U0|cnt_SCL [7] & \I2C|U1|U0|cnt_SCL [5]))

	.dataa(\I2C|U1|U0|Equal3~1_combout ),
	.datab(gnd),
	.datac(\I2C|U1|U0|cnt_SCL [7]),
	.datad(\I2C|U1|U0|cnt_SCL [5]),
	.cin(gnd),
	.combout(\I2C|U1|U0|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|Equal3~2 .lut_mask = 16'hA000;
defparam \I2C|U1|U0|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
fiftyfivenm_lcell_comb \I2C|U1|U0|LessThan0~0 (
// Equation(s):
// \I2C|U1|U0|LessThan0~0_combout  = (((!\I2C|U1|U0|cnt_SCL [1] & !\I2C|U1|U0|cnt_SCL [2])) # (!\I2C|U1|U0|cnt_SCL [4])) # (!\I2C|U1|U0|cnt_SCL [3])

	.dataa(\I2C|U1|U0|cnt_SCL [1]),
	.datab(\I2C|U1|U0|cnt_SCL [3]),
	.datac(\I2C|U1|U0|cnt_SCL [4]),
	.datad(\I2C|U1|U0|cnt_SCL [2]),
	.cin(gnd),
	.combout(\I2C|U1|U0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|LessThan0~0 .lut_mask = 16'h3F7F;
defparam \I2C|U1|U0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL~10 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL~10_combout  = (!\I2C|U1|U0|LessThan0~0_combout  & (\I2C|U1|U0|cnt_SCL [7] & (\I2C|U1|U0|cnt_SCL [6] & \I2C|U1|U0|cnt_SCL [5])))

	.dataa(\I2C|U1|U0|LessThan0~0_combout ),
	.datab(\I2C|U1|U0|cnt_SCL [7]),
	.datac(\I2C|U1|U0|cnt_SCL [6]),
	.datad(\I2C|U1|U0|cnt_SCL [5]),
	.cin(gnd),
	.combout(\I2C|U1|U0|cnt_SCL~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL~10 .lut_mask = 16'h4000;
defparam \I2C|U1|U0|cnt_SCL~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
fiftyfivenm_lcell_comb \TIMER|Add2~1 (
// Equation(s):
// \TIMER|Add2~1_combout  = \TIMER|cnt_div_125ms [0] $ (VCC)
// \TIMER|Add2~2  = CARRY(\TIMER|cnt_div_125ms [0])

	.dataa(\TIMER|cnt_div_125ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\TIMER|Add2~1_combout ),
	.cout(\TIMER|Add2~2 ));
// synopsys translate_off
defparam \TIMER|Add2~1 .lut_mask = 16'h55AA;
defparam \TIMER|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
fiftyfivenm_lcell_comb \TIMER|Add0~0 (
// Equation(s):
// \TIMER|Add0~0_combout  = \TIMER|cnt_div_1ms [0] $ (VCC)
// \TIMER|Add0~1  = CARRY(\TIMER|cnt_div_1ms [0])

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\TIMER|Add0~0_combout ),
	.cout(\TIMER|Add0~1 ));
// synopsys translate_off
defparam \TIMER|Add0~0 .lut_mask = 16'h33CC;
defparam \TIMER|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N17
dffeas \TIMER|cnt_div_1ms[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[0] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
fiftyfivenm_lcell_comb \TIMER|Add0~2 (
// Equation(s):
// \TIMER|Add0~2_combout  = (\TIMER|cnt_div_1ms [1] & (!\TIMER|Add0~1 )) # (!\TIMER|cnt_div_1ms [1] & ((\TIMER|Add0~1 ) # (GND)))
// \TIMER|Add0~3  = CARRY((!\TIMER|Add0~1 ) # (!\TIMER|cnt_div_1ms [1]))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~1 ),
	.combout(\TIMER|Add0~2_combout ),
	.cout(\TIMER|Add0~3 ));
// synopsys translate_off
defparam \TIMER|Add0~2 .lut_mask = 16'h3C3F;
defparam \TIMER|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N19
dffeas \TIMER|cnt_div_1ms[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[1] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
fiftyfivenm_lcell_comb \TIMER|Add0~4 (
// Equation(s):
// \TIMER|Add0~4_combout  = (\TIMER|cnt_div_1ms [2] & (\TIMER|Add0~3  $ (GND))) # (!\TIMER|cnt_div_1ms [2] & (!\TIMER|Add0~3  & VCC))
// \TIMER|Add0~5  = CARRY((\TIMER|cnt_div_1ms [2] & !\TIMER|Add0~3 ))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~3 ),
	.combout(\TIMER|Add0~4_combout ),
	.cout(\TIMER|Add0~5 ));
// synopsys translate_off
defparam \TIMER|Add0~4 .lut_mask = 16'hC30C;
defparam \TIMER|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N21
dffeas \TIMER|cnt_div_1ms[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[2] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
fiftyfivenm_lcell_comb \TIMER|Add0~6 (
// Equation(s):
// \TIMER|Add0~6_combout  = (\TIMER|cnt_div_1ms [3] & (!\TIMER|Add0~5 )) # (!\TIMER|cnt_div_1ms [3] & ((\TIMER|Add0~5 ) # (GND)))
// \TIMER|Add0~7  = CARRY((!\TIMER|Add0~5 ) # (!\TIMER|cnt_div_1ms [3]))

	.dataa(\TIMER|cnt_div_1ms [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~5 ),
	.combout(\TIMER|Add0~6_combout ),
	.cout(\TIMER|Add0~7 ));
// synopsys translate_off
defparam \TIMER|Add0~6 .lut_mask = 16'h5A5F;
defparam \TIMER|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N23
dffeas \TIMER|cnt_div_1ms[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[3] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
fiftyfivenm_lcell_comb \TIMER|Add0~8 (
// Equation(s):
// \TIMER|Add0~8_combout  = (\TIMER|cnt_div_1ms [4] & (\TIMER|Add0~7  $ (GND))) # (!\TIMER|cnt_div_1ms [4] & (!\TIMER|Add0~7  & VCC))
// \TIMER|Add0~9  = CARRY((\TIMER|cnt_div_1ms [4] & !\TIMER|Add0~7 ))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~7 ),
	.combout(\TIMER|Add0~8_combout ),
	.cout(\TIMER|Add0~9 ));
// synopsys translate_off
defparam \TIMER|Add0~8 .lut_mask = 16'hC30C;
defparam \TIMER|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \TIMER|cnt_div_1ms[4] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[4] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
fiftyfivenm_lcell_comb \TIMER|Add0~10 (
// Equation(s):
// \TIMER|Add0~10_combout  = (\TIMER|cnt_div_1ms [5] & (!\TIMER|Add0~9 )) # (!\TIMER|cnt_div_1ms [5] & ((\TIMER|Add0~9 ) # (GND)))
// \TIMER|Add0~11  = CARRY((!\TIMER|Add0~9 ) # (!\TIMER|cnt_div_1ms [5]))

	.dataa(\TIMER|cnt_div_1ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~9 ),
	.combout(\TIMER|Add0~10_combout ),
	.cout(\TIMER|Add0~11 ));
// synopsys translate_off
defparam \TIMER|Add0~10 .lut_mask = 16'h5A5F;
defparam \TIMER|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
fiftyfivenm_lcell_comb \TIMER|cnt_div_1ms~5 (
// Equation(s):
// \TIMER|cnt_div_1ms~5_combout  = (\TIMER|Add0~10_combout  & ((!\TIMER|cnt_div_1ms [0]) # (!\TIMER|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\TIMER|Equal0~4_combout ),
	.datac(\TIMER|Add0~10_combout ),
	.datad(\TIMER|cnt_div_1ms [0]),
	.cin(gnd),
	.combout(\TIMER|cnt_div_1ms~5_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_1ms~5 .lut_mask = 16'h30F0;
defparam \TIMER|cnt_div_1ms~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \TIMER|cnt_div_1ms[5] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_1ms~5_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[5] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
fiftyfivenm_lcell_comb \TIMER|Add0~12 (
// Equation(s):
// \TIMER|Add0~12_combout  = (\TIMER|cnt_div_1ms [6] & (\TIMER|Add0~11  $ (GND))) # (!\TIMER|cnt_div_1ms [6] & (!\TIMER|Add0~11  & VCC))
// \TIMER|Add0~13  = CARRY((\TIMER|cnt_div_1ms [6] & !\TIMER|Add0~11 ))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~11 ),
	.combout(\TIMER|Add0~12_combout ),
	.cout(\TIMER|Add0~13 ));
// synopsys translate_off
defparam \TIMER|Add0~12 .lut_mask = 16'hC30C;
defparam \TIMER|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \TIMER|cnt_div_1ms[6] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[6] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
fiftyfivenm_lcell_comb \TIMER|Add0~14 (
// Equation(s):
// \TIMER|Add0~14_combout  = (\TIMER|cnt_div_1ms [7] & (!\TIMER|Add0~13 )) # (!\TIMER|cnt_div_1ms [7] & ((\TIMER|Add0~13 ) # (GND)))
// \TIMER|Add0~15  = CARRY((!\TIMER|Add0~13 ) # (!\TIMER|cnt_div_1ms [7]))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~13 ),
	.combout(\TIMER|Add0~14_combout ),
	.cout(\TIMER|Add0~15 ));
// synopsys translate_off
defparam \TIMER|Add0~14 .lut_mask = 16'h3C3F;
defparam \TIMER|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
fiftyfivenm_lcell_comb \TIMER|cnt_div_1ms~4 (
// Equation(s):
// \TIMER|cnt_div_1ms~4_combout  = (\TIMER|Add0~14_combout  & ((!\TIMER|cnt_div_1ms [0]) # (!\TIMER|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\TIMER|Equal0~4_combout ),
	.datac(\TIMER|Add0~14_combout ),
	.datad(\TIMER|cnt_div_1ms [0]),
	.cin(gnd),
	.combout(\TIMER|cnt_div_1ms~4_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_1ms~4 .lut_mask = 16'h30F0;
defparam \TIMER|cnt_div_1ms~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N9
dffeas \TIMER|cnt_div_1ms[7] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_1ms~4_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[7] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
fiftyfivenm_lcell_comb \TIMER|Add0~16 (
// Equation(s):
// \TIMER|Add0~16_combout  = (\TIMER|cnt_div_1ms [8] & (\TIMER|Add0~15  $ (GND))) # (!\TIMER|cnt_div_1ms [8] & (!\TIMER|Add0~15  & VCC))
// \TIMER|Add0~17  = CARRY((\TIMER|cnt_div_1ms [8] & !\TIMER|Add0~15 ))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~15 ),
	.combout(\TIMER|Add0~16_combout ),
	.cout(\TIMER|Add0~17 ));
// synopsys translate_off
defparam \TIMER|Add0~16 .lut_mask = 16'hC30C;
defparam \TIMER|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y19_N1
dffeas \TIMER|cnt_div_1ms[8] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[8] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
fiftyfivenm_lcell_comb \TIMER|Add0~18 (
// Equation(s):
// \TIMER|Add0~18_combout  = (\TIMER|cnt_div_1ms [9] & (!\TIMER|Add0~17 )) # (!\TIMER|cnt_div_1ms [9] & ((\TIMER|Add0~17 ) # (GND)))
// \TIMER|Add0~19  = CARRY((!\TIMER|Add0~17 ) # (!\TIMER|cnt_div_1ms [9]))

	.dataa(\TIMER|cnt_div_1ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~17 ),
	.combout(\TIMER|Add0~18_combout ),
	.cout(\TIMER|Add0~19 ));
// synopsys translate_off
defparam \TIMER|Add0~18 .lut_mask = 16'h5A5F;
defparam \TIMER|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
fiftyfivenm_lcell_comb \TIMER|cnt_div_1ms~3 (
// Equation(s):
// \TIMER|cnt_div_1ms~3_combout  = (\TIMER|Add0~18_combout  & ((!\TIMER|cnt_div_1ms [0]) # (!\TIMER|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\TIMER|Add0~18_combout ),
	.datac(\TIMER|Equal0~4_combout ),
	.datad(\TIMER|cnt_div_1ms [0]),
	.cin(gnd),
	.combout(\TIMER|cnt_div_1ms~3_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_1ms~3 .lut_mask = 16'h0CCC;
defparam \TIMER|cnt_div_1ms~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \TIMER|cnt_div_1ms[9] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_1ms~3_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[9] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
fiftyfivenm_lcell_comb \TIMER|Add0~20 (
// Equation(s):
// \TIMER|Add0~20_combout  = (\TIMER|cnt_div_1ms [10] & (\TIMER|Add0~19  $ (GND))) # (!\TIMER|cnt_div_1ms [10] & (!\TIMER|Add0~19  & VCC))
// \TIMER|Add0~21  = CARRY((\TIMER|cnt_div_1ms [10] & !\TIMER|Add0~19 ))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~19 ),
	.combout(\TIMER|Add0~20_combout ),
	.cout(\TIMER|Add0~21 ));
// synopsys translate_off
defparam \TIMER|Add0~20 .lut_mask = 16'hC30C;
defparam \TIMER|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
fiftyfivenm_lcell_comb \TIMER|cnt_div_1ms~2 (
// Equation(s):
// \TIMER|cnt_div_1ms~2_combout  = (\TIMER|Add0~20_combout  & ((!\TIMER|cnt_div_1ms [0]) # (!\TIMER|Equal0~4_combout )))

	.dataa(\TIMER|Equal0~4_combout ),
	.datab(gnd),
	.datac(\TIMER|Add0~20_combout ),
	.datad(\TIMER|cnt_div_1ms [0]),
	.cin(gnd),
	.combout(\TIMER|cnt_div_1ms~2_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_1ms~2 .lut_mask = 16'h50F0;
defparam \TIMER|cnt_div_1ms~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \TIMER|cnt_div_1ms[10] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_1ms~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[10] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
fiftyfivenm_lcell_comb \TIMER|Add0~22 (
// Equation(s):
// \TIMER|Add0~22_combout  = (\TIMER|cnt_div_1ms [11] & (!\TIMER|Add0~21 )) # (!\TIMER|cnt_div_1ms [11] & ((\TIMER|Add0~21 ) # (GND)))
// \TIMER|Add0~23  = CARRY((!\TIMER|Add0~21 ) # (!\TIMER|cnt_div_1ms [11]))

	.dataa(\TIMER|cnt_div_1ms [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~21 ),
	.combout(\TIMER|Add0~22_combout ),
	.cout(\TIMER|Add0~23 ));
// synopsys translate_off
defparam \TIMER|Add0~22 .lut_mask = 16'h5A5F;
defparam \TIMER|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y19_N7
dffeas \TIMER|cnt_div_1ms[11] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[11] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
fiftyfivenm_lcell_comb \TIMER|Add0~24 (
// Equation(s):
// \TIMER|Add0~24_combout  = (\TIMER|cnt_div_1ms [12] & (\TIMER|Add0~23  $ (GND))) # (!\TIMER|cnt_div_1ms [12] & (!\TIMER|Add0~23  & VCC))
// \TIMER|Add0~25  = CARRY((\TIMER|cnt_div_1ms [12] & !\TIMER|Add0~23 ))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~23 ),
	.combout(\TIMER|Add0~24_combout ),
	.cout(\TIMER|Add0~25 ));
// synopsys translate_off
defparam \TIMER|Add0~24 .lut_mask = 16'hC30C;
defparam \TIMER|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y19_N9
dffeas \TIMER|cnt_div_1ms[12] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[12] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
fiftyfivenm_lcell_comb \TIMER|Add0~26 (
// Equation(s):
// \TIMER|Add0~26_combout  = (\TIMER|cnt_div_1ms [13] & (!\TIMER|Add0~25 )) # (!\TIMER|cnt_div_1ms [13] & ((\TIMER|Add0~25 ) # (GND)))
// \TIMER|Add0~27  = CARRY((!\TIMER|Add0~25 ) # (!\TIMER|cnt_div_1ms [13]))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~25 ),
	.combout(\TIMER|Add0~26_combout ),
	.cout(\TIMER|Add0~27 ));
// synopsys translate_off
defparam \TIMER|Add0~26 .lut_mask = 16'h3C3F;
defparam \TIMER|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \TIMER|cnt_div_1ms[13] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[13] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
fiftyfivenm_lcell_comb \TIMER|Add0~28 (
// Equation(s):
// \TIMER|Add0~28_combout  = (\TIMER|cnt_div_1ms [14] & (\TIMER|Add0~27  $ (GND))) # (!\TIMER|cnt_div_1ms [14] & (!\TIMER|Add0~27  & VCC))
// \TIMER|Add0~29  = CARRY((\TIMER|cnt_div_1ms [14] & !\TIMER|Add0~27 ))

	.dataa(\TIMER|cnt_div_1ms [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~27 ),
	.combout(\TIMER|Add0~28_combout ),
	.cout(\TIMER|Add0~29 ));
// synopsys translate_off
defparam \TIMER|Add0~28 .lut_mask = 16'hA50A;
defparam \TIMER|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \TIMER|cnt_div_1ms[14] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[14] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
fiftyfivenm_lcell_comb \TIMER|Add0~30 (
// Equation(s):
// \TIMER|Add0~30_combout  = (\TIMER|cnt_div_1ms [15] & (!\TIMER|Add0~29 )) # (!\TIMER|cnt_div_1ms [15] & ((\TIMER|Add0~29 ) # (GND)))
// \TIMER|Add0~31  = CARRY((!\TIMER|Add0~29 ) # (!\TIMER|cnt_div_1ms [15]))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_1ms [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add0~29 ),
	.combout(\TIMER|Add0~30_combout ),
	.cout(\TIMER|Add0~31 ));
// synopsys translate_off
defparam \TIMER|Add0~30 .lut_mask = 16'h3C3F;
defparam \TIMER|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
fiftyfivenm_lcell_comb \TIMER|cnt_div_1ms~1 (
// Equation(s):
// \TIMER|cnt_div_1ms~1_combout  = (\TIMER|Add0~30_combout  & ((!\TIMER|cnt_div_1ms [0]) # (!\TIMER|Equal0~4_combout )))

	.dataa(\TIMER|Equal0~4_combout ),
	.datab(gnd),
	.datac(\TIMER|Add0~30_combout ),
	.datad(\TIMER|cnt_div_1ms [0]),
	.cin(gnd),
	.combout(\TIMER|cnt_div_1ms~1_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_1ms~1 .lut_mask = 16'h50F0;
defparam \TIMER|cnt_div_1ms~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \TIMER|cnt_div_1ms[15] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_1ms~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[15] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
fiftyfivenm_lcell_comb \TIMER|Add0~32 (
// Equation(s):
// \TIMER|Add0~32_combout  = \TIMER|Add0~31  $ (!\TIMER|cnt_div_1ms [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TIMER|cnt_div_1ms [16]),
	.cin(\TIMER|Add0~31 ),
	.combout(\TIMER|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Add0~32 .lut_mask = 16'hF00F;
defparam \TIMER|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
fiftyfivenm_lcell_comb \TIMER|cnt_div_1ms~0 (
// Equation(s):
// \TIMER|cnt_div_1ms~0_combout  = (\TIMER|Add0~32_combout  & ((!\TIMER|cnt_div_1ms [0]) # (!\TIMER|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\TIMER|Add0~32_combout ),
	.datac(\TIMER|Equal0~4_combout ),
	.datad(\TIMER|cnt_div_1ms [0]),
	.cin(gnd),
	.combout(\TIMER|cnt_div_1ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_1ms~0 .lut_mask = 16'h0CCC;
defparam \TIMER|cnt_div_1ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \TIMER|cnt_div_1ms[16] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_1ms~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_1ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_1ms[16] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_1ms[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
fiftyfivenm_lcell_comb \TIMER|Equal0~0 (
// Equation(s):
// \TIMER|Equal0~0_combout  = (!\TIMER|cnt_div_1ms [14] & (\TIMER|cnt_div_1ms [15] & (!\TIMER|cnt_div_1ms [13] & \TIMER|cnt_div_1ms [16])))

	.dataa(\TIMER|cnt_div_1ms [14]),
	.datab(\TIMER|cnt_div_1ms [15]),
	.datac(\TIMER|cnt_div_1ms [13]),
	.datad(\TIMER|cnt_div_1ms [16]),
	.cin(gnd),
	.combout(\TIMER|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Equal0~0 .lut_mask = 16'h0400;
defparam \TIMER|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
fiftyfivenm_lcell_comb \TIMER|Equal0~1 (
// Equation(s):
// \TIMER|Equal0~1_combout  = (!\TIMER|cnt_div_1ms [11] & (!\TIMER|cnt_div_1ms [12] & (\TIMER|cnt_div_1ms [9] & \TIMER|cnt_div_1ms [10])))

	.dataa(\TIMER|cnt_div_1ms [11]),
	.datab(\TIMER|cnt_div_1ms [12]),
	.datac(\TIMER|cnt_div_1ms [9]),
	.datad(\TIMER|cnt_div_1ms [10]),
	.cin(gnd),
	.combout(\TIMER|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Equal0~1 .lut_mask = 16'h1000;
defparam \TIMER|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
fiftyfivenm_lcell_comb \TIMER|Equal0~3 (
// Equation(s):
// \TIMER|Equal0~3_combout  = (\TIMER|cnt_div_1ms [4] & (\TIMER|cnt_div_1ms [2] & (\TIMER|cnt_div_1ms [3] & \TIMER|cnt_div_1ms [1])))

	.dataa(\TIMER|cnt_div_1ms [4]),
	.datab(\TIMER|cnt_div_1ms [2]),
	.datac(\TIMER|cnt_div_1ms [3]),
	.datad(\TIMER|cnt_div_1ms [1]),
	.cin(gnd),
	.combout(\TIMER|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Equal0~3 .lut_mask = 16'h8000;
defparam \TIMER|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
fiftyfivenm_lcell_comb \TIMER|Equal0~2 (
// Equation(s):
// \TIMER|Equal0~2_combout  = (!\TIMER|cnt_div_1ms [5] & (!\TIMER|cnt_div_1ms [8] & (\TIMER|cnt_div_1ms [7] & !\TIMER|cnt_div_1ms [6])))

	.dataa(\TIMER|cnt_div_1ms [5]),
	.datab(\TIMER|cnt_div_1ms [8]),
	.datac(\TIMER|cnt_div_1ms [7]),
	.datad(\TIMER|cnt_div_1ms [6]),
	.cin(gnd),
	.combout(\TIMER|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Equal0~2 .lut_mask = 16'h0010;
defparam \TIMER|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
fiftyfivenm_lcell_comb \TIMER|Equal0~4 (
// Equation(s):
// \TIMER|Equal0~4_combout  = (\TIMER|Equal0~0_combout  & (\TIMER|Equal0~1_combout  & (\TIMER|Equal0~3_combout  & \TIMER|Equal0~2_combout )))

	.dataa(\TIMER|Equal0~0_combout ),
	.datab(\TIMER|Equal0~1_combout ),
	.datac(\TIMER|Equal0~3_combout ),
	.datad(\TIMER|Equal0~2_combout ),
	.cin(gnd),
	.combout(\TIMER|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Equal0~4 .lut_mask = 16'h8000;
defparam \TIMER|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
fiftyfivenm_lcell_comb \TIMER|cnt_div_5ms[0]~3 (
// Equation(s):
// \TIMER|cnt_div_5ms[0]~3_combout  = (\TIMER|cnt_div_1ms [0] & ((\TIMER|Equal0~4_combout  & (!\TIMER|cnt_div_5ms [0] & !\TIMER|tic_5ms~0_combout )) # (!\TIMER|Equal0~4_combout  & (\TIMER|cnt_div_5ms [0])))) # (!\TIMER|cnt_div_1ms [0] & (((\TIMER|cnt_div_5ms 
// [0]))))

	.dataa(\TIMER|cnt_div_1ms [0]),
	.datab(\TIMER|Equal0~4_combout ),
	.datac(\TIMER|cnt_div_5ms [0]),
	.datad(\TIMER|tic_5ms~0_combout ),
	.cin(gnd),
	.combout(\TIMER|cnt_div_5ms[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_5ms[0]~3 .lut_mask = 16'h7078;
defparam \TIMER|cnt_div_5ms[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \TIMER|cnt_div_5ms[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_5ms[0]~3_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_5ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_5ms[0] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_5ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
fiftyfivenm_lcell_comb \TIMER|cnt_div_5ms[1]~4 (
// Equation(s):
// \TIMER|cnt_div_5ms[1]~4_combout  = \TIMER|cnt_div_5ms [1] $ (((\TIMER|cnt_div_1ms [0] & (\TIMER|Equal0~4_combout  & \TIMER|cnt_div_5ms [0]))))

	.dataa(\TIMER|cnt_div_1ms [0]),
	.datab(\TIMER|Equal0~4_combout ),
	.datac(\TIMER|cnt_div_5ms [1]),
	.datad(\TIMER|cnt_div_5ms [0]),
	.cin(gnd),
	.combout(\TIMER|cnt_div_5ms[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_5ms[1]~4 .lut_mask = 16'h78F0;
defparam \TIMER|cnt_div_5ms[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \TIMER|cnt_div_5ms[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_5ms[1]~4_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_5ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_5ms[1] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_5ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
fiftyfivenm_lcell_comb \TIMER|Equal0~5 (
// Equation(s):
// \TIMER|Equal0~5_combout  = (\TIMER|cnt_div_1ms [0] & \TIMER|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\TIMER|cnt_div_1ms [0]),
	.datad(\TIMER|Equal0~4_combout ),
	.cin(gnd),
	.combout(\TIMER|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Equal0~5 .lut_mask = 16'hF000;
defparam \TIMER|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
fiftyfivenm_lcell_comb \TIMER|cnt_div_5ms[2]~2 (
// Equation(s):
// \TIMER|cnt_div_5ms[2]~2_combout  = (\TIMER|cnt_div_5ms [0] & (\TIMER|cnt_div_5ms [2] $ (((\TIMER|cnt_div_5ms [1] & \TIMER|Equal0~5_combout ))))) # (!\TIMER|cnt_div_5ms [0] & (\TIMER|cnt_div_5ms [2] & ((\TIMER|cnt_div_5ms [1]) # (!\TIMER|Equal0~5_combout 
// ))))

	.dataa(\TIMER|cnt_div_5ms [0]),
	.datab(\TIMER|cnt_div_5ms [1]),
	.datac(\TIMER|cnt_div_5ms [2]),
	.datad(\TIMER|Equal0~5_combout ),
	.cin(gnd),
	.combout(\TIMER|cnt_div_5ms[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_5ms[2]~2 .lut_mask = 16'h68F0;
defparam \TIMER|cnt_div_5ms[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \TIMER|cnt_div_5ms[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_5ms[2]~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_5ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_5ms[2] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_5ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
fiftyfivenm_lcell_comb \TIMER|tic_5ms~0 (
// Equation(s):
// \TIMER|tic_5ms~0_combout  = (!\TIMER|cnt_div_5ms [0] & (!\TIMER|cnt_div_5ms [1] & \TIMER|cnt_div_5ms [2]))

	.dataa(\TIMER|cnt_div_5ms [0]),
	.datab(\TIMER|cnt_div_5ms [1]),
	.datac(\TIMER|cnt_div_5ms [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\TIMER|tic_5ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|tic_5ms~0 .lut_mask = 16'h1010;
defparam \TIMER|tic_5ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
fiftyfivenm_lcell_comb \TIMER|tic_5ms (
// Equation(s):
// \TIMER|tic_5ms~combout  = (\TIMER|Equal0~4_combout  & (\TIMER|cnt_div_1ms [0] & \TIMER|tic_5ms~0_combout ))

	.dataa(gnd),
	.datab(\TIMER|Equal0~4_combout ),
	.datac(\TIMER|cnt_div_1ms [0]),
	.datad(\TIMER|tic_5ms~0_combout ),
	.cin(gnd),
	.combout(\TIMER|tic_5ms~combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|tic_5ms .lut_mask = 16'hC000;
defparam \TIMER|tic_5ms .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
fiftyfivenm_lcell_comb \TIMER|cnt_div_125ms[0]~4 (
// Equation(s):
// \TIMER|cnt_div_125ms[0]~4_combout  = (\TIMER|tic_5ms~combout  & (\TIMER|Add2~1_combout  & ((\TIMER|cnt_div_125ms [0]) # (!\TIMER|tic_125ms~0_combout )))) # (!\TIMER|tic_5ms~combout  & (((\TIMER|cnt_div_125ms [0]))))

	.dataa(\TIMER|tic_125ms~0_combout ),
	.datab(\TIMER|Add2~1_combout ),
	.datac(\TIMER|cnt_div_125ms [0]),
	.datad(\TIMER|tic_5ms~combout ),
	.cin(gnd),
	.combout(\TIMER|cnt_div_125ms[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[0]~4 .lut_mask = 16'hC4F0;
defparam \TIMER|cnt_div_125ms[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \TIMER|cnt_div_125ms[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_125ms[0]~4_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_125ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[0] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_125ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
fiftyfivenm_lcell_comb \TIMER|Add2~3 (
// Equation(s):
// \TIMER|Add2~3_combout  = (\TIMER|cnt_div_125ms [1] & (!\TIMER|Add2~2 )) # (!\TIMER|cnt_div_125ms [1] & ((\TIMER|Add2~2 ) # (GND)))
// \TIMER|Add2~4  = CARRY((!\TIMER|Add2~2 ) # (!\TIMER|cnt_div_125ms [1]))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_125ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add2~2 ),
	.combout(\TIMER|Add2~3_combout ),
	.cout(\TIMER|Add2~4 ));
// synopsys translate_off
defparam \TIMER|Add2~3 .lut_mask = 16'h3C3F;
defparam \TIMER|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
fiftyfivenm_lcell_comb \TIMER|tic_125ms~1 (
// Equation(s):
// \TIMER|tic_125ms~1_combout  = (!\TIMER|cnt_div_125ms [0] & \TIMER|tic_125ms~0_combout )

	.dataa(\TIMER|cnt_div_125ms [0]),
	.datab(gnd),
	.datac(\TIMER|tic_125ms~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\TIMER|tic_125ms~1_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|tic_125ms~1 .lut_mask = 16'h5050;
defparam \TIMER|tic_125ms~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
fiftyfivenm_lcell_comb \TIMER|Add2~0 (
// Equation(s):
// \TIMER|Add2~0_combout  = (\TIMER|cnt_div_1ms [0] & (\TIMER|Equal0~4_combout  & (!\TIMER|tic_125ms~1_combout  & \TIMER|tic_5ms~0_combout )))

	.dataa(\TIMER|cnt_div_1ms [0]),
	.datab(\TIMER|Equal0~4_combout ),
	.datac(\TIMER|tic_125ms~1_combout ),
	.datad(\TIMER|tic_5ms~0_combout ),
	.cin(gnd),
	.combout(\TIMER|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Add2~0 .lut_mask = 16'h0800;
defparam \TIMER|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
fiftyfivenm_lcell_comb \TIMER|cnt_div_125ms[1]~3 (
// Equation(s):
// \TIMER|cnt_div_125ms[1]~3_combout  = (\TIMER|Add2~3_combout  & ((\TIMER|Add2~0_combout ) # ((!\TIMER|tic_5ms~combout  & \TIMER|cnt_div_125ms [1])))) # (!\TIMER|Add2~3_combout  & (!\TIMER|tic_5ms~combout  & (\TIMER|cnt_div_125ms [1])))

	.dataa(\TIMER|Add2~3_combout ),
	.datab(\TIMER|tic_5ms~combout ),
	.datac(\TIMER|cnt_div_125ms [1]),
	.datad(\TIMER|Add2~0_combout ),
	.cin(gnd),
	.combout(\TIMER|cnt_div_125ms[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[1]~3 .lut_mask = 16'hBA30;
defparam \TIMER|cnt_div_125ms[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \TIMER|cnt_div_125ms[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_125ms[1]~3_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_125ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[1] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_125ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
fiftyfivenm_lcell_comb \TIMER|Add2~5 (
// Equation(s):
// \TIMER|Add2~5_combout  = (\TIMER|cnt_div_125ms [2] & (\TIMER|Add2~4  $ (GND))) # (!\TIMER|cnt_div_125ms [2] & (!\TIMER|Add2~4  & VCC))
// \TIMER|Add2~6  = CARRY((\TIMER|cnt_div_125ms [2] & !\TIMER|Add2~4 ))

	.dataa(\TIMER|cnt_div_125ms [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add2~4 ),
	.combout(\TIMER|Add2~5_combout ),
	.cout(\TIMER|Add2~6 ));
// synopsys translate_off
defparam \TIMER|Add2~5 .lut_mask = 16'hA50A;
defparam \TIMER|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
fiftyfivenm_lcell_comb \TIMER|cnt_div_125ms[2]~2 (
// Equation(s):
// \TIMER|cnt_div_125ms[2]~2_combout  = (\TIMER|Add2~5_combout  & ((\TIMER|Add2~0_combout ) # ((!\TIMER|tic_5ms~combout  & \TIMER|cnt_div_125ms [2])))) # (!\TIMER|Add2~5_combout  & (!\TIMER|tic_5ms~combout  & (\TIMER|cnt_div_125ms [2])))

	.dataa(\TIMER|Add2~5_combout ),
	.datab(\TIMER|tic_5ms~combout ),
	.datac(\TIMER|cnt_div_125ms [2]),
	.datad(\TIMER|Add2~0_combout ),
	.cin(gnd),
	.combout(\TIMER|cnt_div_125ms[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[2]~2 .lut_mask = 16'hBA30;
defparam \TIMER|cnt_div_125ms[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \TIMER|cnt_div_125ms[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_125ms[2]~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_125ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[2] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_125ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
fiftyfivenm_lcell_comb \TIMER|Add2~7 (
// Equation(s):
// \TIMER|Add2~7_combout  = (\TIMER|cnt_div_125ms [3] & (!\TIMER|Add2~6 )) # (!\TIMER|cnt_div_125ms [3] & ((\TIMER|Add2~6 ) # (GND)))
// \TIMER|Add2~8  = CARRY((!\TIMER|Add2~6 ) # (!\TIMER|cnt_div_125ms [3]))

	.dataa(gnd),
	.datab(\TIMER|cnt_div_125ms [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TIMER|Add2~6 ),
	.combout(\TIMER|Add2~7_combout ),
	.cout(\TIMER|Add2~8 ));
// synopsys translate_off
defparam \TIMER|Add2~7 .lut_mask = 16'h3C3F;
defparam \TIMER|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
fiftyfivenm_lcell_comb \TIMER|cnt_div_125ms[3]~1 (
// Equation(s):
// \TIMER|cnt_div_125ms[3]~1_combout  = (\TIMER|Add2~7_combout  & ((\TIMER|Add2~0_combout ) # ((!\TIMER|tic_5ms~combout  & \TIMER|cnt_div_125ms [3])))) # (!\TIMER|Add2~7_combout  & (!\TIMER|tic_5ms~combout  & (\TIMER|cnt_div_125ms [3])))

	.dataa(\TIMER|Add2~7_combout ),
	.datab(\TIMER|tic_5ms~combout ),
	.datac(\TIMER|cnt_div_125ms [3]),
	.datad(\TIMER|Add2~0_combout ),
	.cin(gnd),
	.combout(\TIMER|cnt_div_125ms[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[3]~1 .lut_mask = 16'hBA30;
defparam \TIMER|cnt_div_125ms[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \TIMER|cnt_div_125ms[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_125ms[3]~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_125ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[3] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_125ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
fiftyfivenm_lcell_comb \TIMER|Add2~9 (
// Equation(s):
// \TIMER|Add2~9_combout  = \TIMER|Add2~8  $ (!\TIMER|cnt_div_125ms [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TIMER|cnt_div_125ms [4]),
	.cin(\TIMER|Add2~8 ),
	.combout(\TIMER|Add2~9_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|Add2~9 .lut_mask = 16'hF00F;
defparam \TIMER|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
fiftyfivenm_lcell_comb \TIMER|cnt_div_125ms[4]~0 (
// Equation(s):
// \TIMER|cnt_div_125ms[4]~0_combout  = (\TIMER|Add2~9_combout  & ((\TIMER|Add2~0_combout ) # ((!\TIMER|tic_5ms~combout  & \TIMER|cnt_div_125ms [4])))) # (!\TIMER|Add2~9_combout  & (!\TIMER|tic_5ms~combout  & (\TIMER|cnt_div_125ms [4])))

	.dataa(\TIMER|Add2~9_combout ),
	.datab(\TIMER|tic_5ms~combout ),
	.datac(\TIMER|cnt_div_125ms [4]),
	.datad(\TIMER|Add2~0_combout ),
	.cin(gnd),
	.combout(\TIMER|cnt_div_125ms[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[4]~0 .lut_mask = 16'hBA30;
defparam \TIMER|cnt_div_125ms[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \TIMER|cnt_div_125ms[4] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|cnt_div_125ms[4]~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|cnt_div_125ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|cnt_div_125ms[4] .is_wysiwyg = "true";
defparam \TIMER|cnt_div_125ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
fiftyfivenm_lcell_comb \TIMER|tic_125ms~0 (
// Equation(s):
// \TIMER|tic_125ms~0_combout  = (!\TIMER|cnt_div_125ms [2] & (\TIMER|cnt_div_125ms [3] & (!\TIMER|cnt_div_125ms [1] & \TIMER|cnt_div_125ms [4])))

	.dataa(\TIMER|cnt_div_125ms [2]),
	.datab(\TIMER|cnt_div_125ms [3]),
	.datac(\TIMER|cnt_div_125ms [1]),
	.datad(\TIMER|cnt_div_125ms [4]),
	.cin(gnd),
	.combout(\TIMER|tic_125ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|tic_125ms~0 .lut_mask = 16'h0400;
defparam \TIMER|tic_125ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
fiftyfivenm_lcell_comb \TIMER|toggle_div_025s~0 (
// Equation(s):
// \TIMER|toggle_div_025s~0_combout  = \TIMER|toggle_div_025s~q  $ (((\TIMER|tic_125ms~0_combout  & (\TIMER|tic_5ms~combout  & !\TIMER|cnt_div_125ms [0]))))

	.dataa(\TIMER|tic_125ms~0_combout ),
	.datab(\TIMER|tic_5ms~combout ),
	.datac(\TIMER|toggle_div_025s~q ),
	.datad(\TIMER|cnt_div_125ms [0]),
	.cin(gnd),
	.combout(\TIMER|toggle_div_025s~0_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|toggle_div_025s~0 .lut_mask = 16'hF078;
defparam \TIMER|toggle_div_025s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \TIMER|toggle_div_025s (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TIMER|toggle_div_025s~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|toggle_div_025s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|toggle_div_025s .is_wysiwyg = "true";
defparam \TIMER|toggle_div_025s .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \THPROC|estado.comando_escritura (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|estado.escritura4~q ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|estado.comando_escritura~q ),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|estado.comando_escritura .is_wysiwyg = "true";
defparam \THPROC|estado.comando_escritura .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \THPROC|estado.chequeo_fin_escr (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|estado.comando_escritura~q ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|estado.chequeo_fin_escr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|estado.chequeo_fin_escr .is_wysiwyg = "true";
defparam \THPROC|estado.chequeo_fin_escr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
fiftyfivenm_lcell_comb \TIMER|tic_125ms (
// Equation(s):
// \TIMER|tic_125ms~combout  = (\TIMER|cnt_div_1ms [0] & (\TIMER|Equal0~4_combout  & (\TIMER|tic_125ms~1_combout  & \TIMER|tic_5ms~0_combout )))

	.dataa(\TIMER|cnt_div_1ms [0]),
	.datab(\TIMER|Equal0~4_combout ),
	.datac(\TIMER|tic_125ms~1_combout ),
	.datad(\TIMER|tic_5ms~0_combout ),
	.cin(gnd),
	.combout(\TIMER|tic_125ms~combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|tic_125ms .lut_mask = 16'h8000;
defparam \TIMER|tic_125ms .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
fiftyfivenm_lcell_comb \THPROC|Selector11~0 (
// Equation(s):
// \THPROC|Selector11~0_combout  = (!\THPROC|estado.chequeo_fin_escr~q  & ((\THPROC|estado.espera_tic~q ) # ((\TIMER|toggle_div_025s~q  & \TIMER|tic_125ms~combout ))))

	.dataa(\TIMER|toggle_div_025s~q ),
	.datab(\THPROC|estado.chequeo_fin_escr~q ),
	.datac(\THPROC|estado.espera_tic~q ),
	.datad(\TIMER|tic_125ms~combout ),
	.cin(gnd),
	.combout(\THPROC|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|Selector11~0 .lut_mask = 16'h3230;
defparam \THPROC|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \THPROC|estado.espera_tic (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\THPROC|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|estado.espera_tic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|estado.espera_tic .is_wysiwyg = "true";
defparam \THPROC|estado.espera_tic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
fiftyfivenm_lcell_comb \THPROC|estado~18 (
// Equation(s):
// \THPROC|estado~18_combout  = (\TIMER|toggle_div_025s~q  & (\TIMER|tic_5ms~combout  & (\TIMER|tic_125ms~1_combout  & !\THPROC|estado.espera_tic~q )))

	.dataa(\TIMER|toggle_div_025s~q ),
	.datab(\TIMER|tic_5ms~combout ),
	.datac(\TIMER|tic_125ms~1_combout ),
	.datad(\THPROC|estado.espera_tic~q ),
	.cin(gnd),
	.combout(\THPROC|estado~18_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|estado~18 .lut_mask = 16'h0080;
defparam \THPROC|estado~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \THPROC|estado.escritura1 (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\THPROC|estado~18_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|estado.escritura1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|estado.escritura1 .is_wysiwyg = "true";
defparam \THPROC|estado.escritura1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N1
dffeas \THPROC|estado.escritura2 (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|estado.escritura1~q ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|estado.escritura2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|estado.escritura2 .is_wysiwyg = "true";
defparam \THPROC|estado.escritura2 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \THPROC|estado.escritura3 (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|estado.escritura2~q ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|estado.escritura3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|estado.escritura3 .is_wysiwyg = "true";
defparam \THPROC|estado.escritura3 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \THPROC|estado.escritura4 (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|estado.escritura3~q ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|estado.escritura4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|estado.escritura4 .is_wysiwyg = "true";
defparam \THPROC|estado.escritura4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
fiftyfivenm_lcell_comb \THPROC|WideOr1~0 (
// Equation(s):
// \THPROC|WideOr1~0_combout  = (!\THPROC|estado.escritura4~q  & !\THPROC|estado.chequeo_fin_escr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\THPROC|estado.escritura4~q ),
	.datad(\THPROC|estado.chequeo_fin_escr~q ),
	.cin(gnd),
	.combout(\THPROC|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|WideOr1~0 .lut_mask = 16'h000F;
defparam \THPROC|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
fiftyfivenm_lcell_comb \THPROC|Selector8~0 (
// Equation(s):
// \THPROC|Selector8~0_combout  = (!\THPROC|estado.espera_tic~q  & ((!\TIMER|tic_125ms~combout ) # (!\TIMER|toggle_div_025s~q )))

	.dataa(\TIMER|toggle_div_025s~q ),
	.datab(\THPROC|estado.espera_tic~q ),
	.datac(gnd),
	.datad(\TIMER|tic_125ms~combout ),
	.cin(gnd),
	.combout(\THPROC|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|Selector8~0 .lut_mask = 16'h1133;
defparam \THPROC|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
fiftyfivenm_lcell_comb \THPROC|Selector10~0 (
// Equation(s):
// \THPROC|Selector10~0_combout  = ((\THPROC|dato_w [0] & ((\THPROC|estado.comando_escritura~q ) # (\THPROC|Selector8~0_combout )))) # (!\THPROC|WideOr1~0_combout )

	.dataa(\THPROC|WideOr1~0_combout ),
	.datab(\THPROC|estado.comando_escritura~q ),
	.datac(\THPROC|dato_w [0]),
	.datad(\THPROC|Selector8~0_combout ),
	.cin(gnd),
	.combout(\THPROC|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|Selector10~0 .lut_mask = 16'hF5D5;
defparam \THPROC|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \THPROC|dato_w[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\THPROC|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|dato_w [0]),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|dato_w[0] .is_wysiwyg = "true";
defparam \THPROC|dato_w[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
fiftyfivenm_lcell_comb \I2C|U1|U0|Equal4~0 (
// Equation(s):
// \I2C|U1|U0|Equal4~0_combout  = (!\I2C|U1|U0|cnt_SCL [6] & (!\I2C|U1|U0|cnt_SCL [0] & (!\I2C|U1|U0|cnt_SCL [4] & !\I2C|U1|U0|cnt_SCL [1])))

	.dataa(\I2C|U1|U0|cnt_SCL [6]),
	.datab(\I2C|U1|U0|cnt_SCL [0]),
	.datac(\I2C|U1|U0|cnt_SCL [4]),
	.datad(\I2C|U1|U0|cnt_SCL [1]),
	.cin(gnd),
	.combout(\I2C|U1|U0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|Equal4~0 .lut_mask = 16'h0001;
defparam \I2C|U1|U0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
fiftyfivenm_lcell_comb \I2C|U1|U0|start~0 (
// Equation(s):
// \I2C|U1|U0|start~0_combout  = (\I2C|U1|U1|ena_SCL~0_combout  & ((\I2C|U1|U0|cnt_SCL~10_combout ) # (\I2C|U1|U0|start~q )))

	.dataa(\I2C|U1|U1|ena_SCL~0_combout ),
	.datab(\I2C|U1|U0|cnt_SCL~10_combout ),
	.datac(\I2C|U1|U0|start~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C|U1|U0|start~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|start~0 .lut_mask = 16'hA8A8;
defparam \I2C|U1|U0|start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \I2C|U1|U0|start (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|start~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|start .is_wysiwyg = "true";
defparam \I2C|U1|U0|start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
fiftyfivenm_lcell_comb \I2C|U1|U0|Equal4~1 (
// Equation(s):
// \I2C|U1|U0|Equal4~1_combout  = (!\I2C|U1|U0|cnt_SCL [2] & (!\I2C|U1|U0|cnt_SCL [3] & !\I2C|U1|U0|cnt_SCL [5]))

	.dataa(\I2C|U1|U0|cnt_SCL [2]),
	.datab(gnd),
	.datac(\I2C|U1|U0|cnt_SCL [3]),
	.datad(\I2C|U1|U0|cnt_SCL [5]),
	.cin(gnd),
	.combout(\I2C|U1|U0|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|Equal4~1 .lut_mask = 16'h0005;
defparam \I2C|U1|U0|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
fiftyfivenm_lcell_comb \I2C|U1|U0|SCL_up (
// Equation(s):
// \I2C|U1|U0|SCL_up~combout  = LCELL((\I2C|U1|U0|Equal4~0_combout  & (!\I2C|U1|U0|cnt_SCL [7] & (\I2C|U1|U0|start~q  & \I2C|U1|U0|Equal4~1_combout ))))

	.dataa(\I2C|U1|U0|Equal4~0_combout ),
	.datab(\I2C|U1|U0|cnt_SCL [7]),
	.datac(\I2C|U1|U0|start~q ),
	.datad(\I2C|U1|U0|Equal4~1_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U0|SCL_up~combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|SCL_up .lut_mask = 16'h2000;
defparam \I2C|U1|U0|SCL_up .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
fiftyfivenm_lcell_comb \I2C|U1|U0|ena_in_SDA~0 (
// Equation(s):
// \I2C|U1|U0|ena_in_SDA~0_combout  = (\I2C|U1|U0|cnt_SCL [2] & (\I2C|U1|U0|Equal4~0_combout  & (\I2C|U1|U1|ena_SCL~0_combout  & !\I2C|U1|U0|cnt_SCL [7])))

	.dataa(\I2C|U1|U0|cnt_SCL [2]),
	.datab(\I2C|U1|U0|Equal4~0_combout ),
	.datac(\I2C|U1|U1|ena_SCL~0_combout ),
	.datad(\I2C|U1|U0|cnt_SCL [7]),
	.cin(gnd),
	.combout(\I2C|U1|U0|ena_in_SDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|ena_in_SDA~0 .lut_mask = 16'h0080;
defparam \I2C|U1|U0|ena_in_SDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
fiftyfivenm_lcell_comb \I2C|U1|U0|ena_in_SDA (
// Equation(s):
// \I2C|U1|U0|ena_in_SDA~combout  = LCELL((\I2C|U1|U0|ena_in_SDA~0_combout  & (\I2C|U1|U0|cnt_SCL [3] & (\I2C|U1|U0|start~q  & \I2C|U1|U0|cnt_SCL [5]))))

	.dataa(\I2C|U1|U0|ena_in_SDA~0_combout ),
	.datab(\I2C|U1|U0|cnt_SCL [3]),
	.datac(\I2C|U1|U0|start~q ),
	.datad(\I2C|U1|U0|cnt_SCL [5]),
	.cin(gnd),
	.combout(\I2C|U1|U0|ena_in_SDA~combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|ena_in_SDA .lut_mask = 16'h8000;
defparam \I2C|U1|U0|ena_in_SDA .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
fiftyfivenm_lcell_comb \I2C|U1|U1|cnt_pulsos_SCL~3 (
// Equation(s):
// \I2C|U1|U1|cnt_pulsos_SCL~3_combout  = (\I2C|U1|U0|ena_in_SDA~combout  & !\I2C|U1|U1|Selector5~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2C|U1|U0|ena_in_SDA~combout ),
	.datad(\I2C|U1|U1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|cnt_pulsos_SCL~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|cnt_pulsos_SCL~3 .lut_mask = 16'h00F0;
defparam \I2C|U1|U1|cnt_pulsos_SCL~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|num_bytes[0]~8 (
// Equation(s):
// \I2C|U0|fifo_wr|num_bytes[0]~8_combout  = \I2C|U0|fifo_wr|num_bytes [0] $ (VCC)
// \I2C|U0|fifo_wr|num_bytes[0]~9  = CARRY(\I2C|U0|fifo_wr|num_bytes [0])

	.dataa(gnd),
	.datab(\I2C|U0|fifo_wr|num_bytes [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2C|U0|fifo_wr|num_bytes[0]~8_combout ),
	.cout(\I2C|U0|fifo_wr|num_bytes[0]~9 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[0]~8 .lut_mask = 16'h33CC;
defparam \I2C|U0|fifo_wr|num_bytes[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \I2C|U0|fin_tx_i (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\I2C|U1|U1|fin_tx~q ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fin_tx_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fin_tx_i .is_wysiwyg = "true";
defparam \I2C|U0|fin_tx_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
fiftyfivenm_lcell_comb \THPROC|add[0]~0 (
// Equation(s):
// \THPROC|add[0]~0_combout  = (\THPROC|estado.espera_tic~q  & (((!\THPROC|WideOr1~0_combout )))) # (!\THPROC|estado.espera_tic~q  & (\TIMER|tic_125ms~combout  & ((\TIMER|toggle_div_025s~q ))))

	.dataa(\TIMER|tic_125ms~combout ),
	.datab(\THPROC|WideOr1~0_combout ),
	.datac(\TIMER|toggle_div_025s~q ),
	.datad(\THPROC|estado.espera_tic~q ),
	.cin(gnd),
	.combout(\THPROC|add[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|add[0]~0 .lut_mask = 16'h33A0;
defparam \THPROC|add[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \THPROC|add[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|WideOr1~0_combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\THPROC|add[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|add[0] .is_wysiwyg = "true";
defparam \THPROC|add[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \THPROC|add[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|WideOr1~0_combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\THPROC|add[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|add[1] .is_wysiwyg = "true";
defparam \THPROC|add[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
fiftyfivenm_lcell_comb \THPROC|Selector3~0 (
// Equation(s):
// \THPROC|Selector3~0_combout  = (!\THPROC|estado.chequeo_fin_escr~q  & (((\THPROC|estado.espera_tic~q ) # (!\TIMER|tic_125ms~combout )) # (!\TIMER|toggle_div_025s~q )))

	.dataa(\TIMER|toggle_div_025s~q ),
	.datab(\THPROC|estado.espera_tic~q ),
	.datac(\THPROC|estado.chequeo_fin_escr~q ),
	.datad(\TIMER|tic_125ms~combout ),
	.cin(gnd),
	.combout(\THPROC|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|Selector3~0 .lut_mask = 16'h0D0F;
defparam \THPROC|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
fiftyfivenm_lcell_comb \THPROC|Selector0~0 (
// Equation(s):
// \THPROC|Selector0~0_combout  = ((\THPROC|we~q  & ((!\THPROC|estado.espera_tic~q ) # (!\THPROC|estado.comando_escritura~q )))) # (!\THPROC|Selector3~0_combout )

	.dataa(\THPROC|Selector3~0_combout ),
	.datab(\THPROC|estado.comando_escritura~q ),
	.datac(\THPROC|we~q ),
	.datad(\THPROC|estado.espera_tic~q ),
	.cin(gnd),
	.combout(\THPROC|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|Selector0~0 .lut_mask = 16'h75F5;
defparam \THPROC|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \THPROC|we (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\THPROC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|we .is_wysiwyg = "true";
defparam \THPROC|we .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
fiftyfivenm_lcell_comb \I2C|U0|we_fifo_wr~0 (
// Equation(s):
// \I2C|U0|we_fifo_wr~0_combout  = (!\I2C|U0|status [0] & (\THPROC|add [0] & (\THPROC|add [1] & \THPROC|we~q )))

	.dataa(\I2C|U0|status [0]),
	.datab(\THPROC|add [0]),
	.datac(\THPROC|add [1]),
	.datad(\THPROC|we~q ),
	.cin(gnd),
	.combout(\I2C|U0|we_fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|we_fifo_wr~0 .lut_mask = 16'h4000;
defparam \I2C|U0|we_fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
fiftyfivenm_lcell_comb \I2C|U0|status[3]~0 (
// Equation(s):
// \I2C|U0|status[3]~0_combout  = (\I2C|U0|we_fifo_wr~1_combout  & ((\I2C|U0|process_1~0_combout  & ((\THPROC|dato_w [0]))) # (!\I2C|U0|process_1~0_combout  & (\I2C|U0|status [3])))) # (!\I2C|U0|we_fifo_wr~1_combout  & (((\I2C|U0|status [3]))))

	.dataa(\I2C|U0|we_fifo_wr~1_combout ),
	.datab(\I2C|U0|process_1~0_combout ),
	.datac(\I2C|U0|status [3]),
	.datad(\THPROC|dato_w [0]),
	.cin(gnd),
	.combout(\I2C|U0|status[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|status[3]~0 .lut_mask = 16'hF870;
defparam \I2C|U0|status[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \I2C|U0|status[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|status[3]~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|status [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|status[3] .is_wysiwyg = "true";
defparam \I2C|U0|status[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector4~3 (
// Equation(s):
// \I2C|U1|U1|Selector4~3_combout  = (\I2C|U1|U0|ena_in_SDA~combout  & \I2C|U1|U1|estado.ACK~q )

	.dataa(gnd),
	.datab(\I2C|U1|U0|ena_in_SDA~combout ),
	.datac(gnd),
	.datad(\I2C|U1|U1|estado.ACK~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector4~3 .lut_mask = 16'hCC00;
defparam \I2C|U1|U1|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector13~0 (
// Equation(s):
// \I2C|U1|U1|Selector13~0_combout  = (\I2C|U1|U1|estado.tx_byte~q ) # (((\I2C|U1|U1|estado.ACK~q ) # (\I2C|U1|U1|estado.stop~q )) # (!\I2C|U1|U1|estado.libre~q ))

	.dataa(\I2C|U1|U1|estado.tx_byte~q ),
	.datab(\I2C|U1|U1|estado.libre~q ),
	.datac(\I2C|U1|U1|estado.ACK~q ),
	.datad(\I2C|U1|U1|estado.stop~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector13~0 .lut_mask = 16'hFFFB;
defparam \I2C|U1|U1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N15
fiftyfivenm_io_ibuf \SDA~input (
	.i(SDA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDA~input_o ));
// synopsys translate_off
defparam \SDA~input .bus_hold = "false";
defparam \SDA~input .listen_to_nsleep_signal = "false";
defparam \SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
fiftyfivenm_lcell_comb \I2C|U1|U3|SDA_sync[0]~0 (
// Equation(s):
// \I2C|U1|U3|SDA_sync[0]~0_combout  = !\SDA~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDA~input_o ),
	.cin(gnd),
	.combout(\I2C|U1|U3|SDA_sync[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|SDA_sync[0]~0 .lut_mask = 16'h00FF;
defparam \I2C|U1|U3|SDA_sync[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \I2C|U1|U3|SDA_sync[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U3|SDA_sync[0]~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|SDA_sync [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|SDA_sync[0] .is_wysiwyg = "true";
defparam \I2C|U1|U3|SDA_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \I2C|U1|U3|SDA_sync[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\I2C|U1|U3|SDA_sync [0]),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|SDA_sync [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|SDA_sync[1] .is_wysiwyg = "true";
defparam \I2C|U1|U3|SDA_sync[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
fiftyfivenm_lcell_comb \I2C|U1|U3|SDA_sync[2]~feeder (
// Equation(s):
// \I2C|U1|U3|SDA_sync[2]~feeder_combout  = \I2C|U1|U3|SDA_sync [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I2C|U1|U3|SDA_sync [1]),
	.cin(gnd),
	.combout(\I2C|U1|U3|SDA_sync[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|SDA_sync[2]~feeder .lut_mask = 16'hFF00;
defparam \I2C|U1|U3|SDA_sync[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \I2C|U1|U3|SDA_sync[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U3|SDA_sync[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|SDA_sync [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|SDA_sync[2] .is_wysiwyg = "true";
defparam \I2C|U1|U3|SDA_sync[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \I2C|U1|U3|filtro[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\I2C|U1|U3|SDA_sync [2]),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|filtro [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|filtro[1] .is_wysiwyg = "true";
defparam \I2C|U1|U3|filtro[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
fiftyfivenm_lcell_comb \I2C|U1|U3|filtro~1 (
// Equation(s):
// \I2C|U1|U3|filtro~1_combout  = (\I2C|U1|U3|process_0~0_combout  & (\I2C|U1|U3|filtro [1])) # (!\I2C|U1|U3|process_0~0_combout  & ((\I2C|U1|U3|filtro [6])))

	.dataa(\I2C|U1|U3|filtro [1]),
	.datab(gnd),
	.datac(\I2C|U1|U3|process_0~0_combout ),
	.datad(\I2C|U1|U3|filtro [6]),
	.cin(gnd),
	.combout(\I2C|U1|U3|filtro~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|filtro~1 .lut_mask = 16'hAFA0;
defparam \I2C|U1|U3|filtro~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \I2C|U1|U3|filtro[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U3|filtro~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|filtro [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|filtro[2] .is_wysiwyg = "true";
defparam \I2C|U1|U3|filtro[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
fiftyfivenm_lcell_comb \I2C|U1|U3|filtro~2 (
// Equation(s):
// \I2C|U1|U3|filtro~2_combout  = (\I2C|U1|U3|process_0~0_combout  & (\I2C|U1|U3|filtro [2])) # (!\I2C|U1|U3|process_0~0_combout  & ((\I2C|U1|U3|filtro [6])))

	.dataa(gnd),
	.datab(\I2C|U1|U3|filtro [2]),
	.datac(\I2C|U1|U3|process_0~0_combout ),
	.datad(\I2C|U1|U3|filtro [6]),
	.cin(gnd),
	.combout(\I2C|U1|U3|filtro~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|filtro~2 .lut_mask = 16'hCFC0;
defparam \I2C|U1|U3|filtro~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \I2C|U1|U3|filtro[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U3|filtro~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|filtro [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|filtro[3] .is_wysiwyg = "true";
defparam \I2C|U1|U3|filtro[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
fiftyfivenm_lcell_comb \I2C|U1|U3|Equal0~0 (
// Equation(s):
// \I2C|U1|U3|Equal0~0_combout  = (\I2C|U1|U3|SDA_sync [2] & (\I2C|U1|U3|filtro [3] & (\I2C|U1|U3|filtro [1] & \I2C|U1|U3|filtro [2]))) # (!\I2C|U1|U3|SDA_sync [2] & (!\I2C|U1|U3|filtro [3] & (!\I2C|U1|U3|filtro [1] & !\I2C|U1|U3|filtro [2])))

	.dataa(\I2C|U1|U3|SDA_sync [2]),
	.datab(\I2C|U1|U3|filtro [3]),
	.datac(\I2C|U1|U3|filtro [1]),
	.datad(\I2C|U1|U3|filtro [2]),
	.cin(gnd),
	.combout(\I2C|U1|U3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|Equal0~0 .lut_mask = 16'h8001;
defparam \I2C|U1|U3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
fiftyfivenm_lcell_comb \I2C|U1|U3|filtro~3 (
// Equation(s):
// \I2C|U1|U3|filtro~3_combout  = (\I2C|U1|U3|process_0~0_combout  & (\I2C|U1|U3|filtro [3])) # (!\I2C|U1|U3|process_0~0_combout  & ((\I2C|U1|U3|filtro [6])))

	.dataa(gnd),
	.datab(\I2C|U1|U3|process_0~0_combout ),
	.datac(\I2C|U1|U3|filtro [3]),
	.datad(\I2C|U1|U3|filtro [6]),
	.cin(gnd),
	.combout(\I2C|U1|U3|filtro~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|filtro~3 .lut_mask = 16'hF3C0;
defparam \I2C|U1|U3|filtro~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \I2C|U1|U3|filtro[4] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U3|filtro~3_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|filtro [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|filtro[4] .is_wysiwyg = "true";
defparam \I2C|U1|U3|filtro[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
fiftyfivenm_lcell_comb \I2C|U1|U3|Equal0~1 (
// Equation(s):
// \I2C|U1|U3|Equal0~1_combout  = (\I2C|U1|U3|filtro [4] & (\I2C|U1|U3|SDA_sync [2] & \I2C|U1|U3|filtro [5])) # (!\I2C|U1|U3|filtro [4] & (!\I2C|U1|U3|SDA_sync [2] & !\I2C|U1|U3|filtro [5]))

	.dataa(gnd),
	.datab(\I2C|U1|U3|filtro [4]),
	.datac(\I2C|U1|U3|SDA_sync [2]),
	.datad(\I2C|U1|U3|filtro [5]),
	.cin(gnd),
	.combout(\I2C|U1|U3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|Equal0~1 .lut_mask = 16'hC003;
defparam \I2C|U1|U3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
fiftyfivenm_lcell_comb \I2C|U1|U3|process_0~0 (
// Equation(s):
// \I2C|U1|U3|process_0~0_combout  = (\I2C|U1|U3|Equal0~0_combout  & ((\I2C|U1|U3|Equal0~1_combout ) # (\I2C|U1|U3|SDA_sync [2] $ (\I2C|U1|U3|filtro [6])))) # (!\I2C|U1|U3|Equal0~0_combout  & (\I2C|U1|U3|SDA_sync [2] $ (((\I2C|U1|U3|filtro [6])))))

	.dataa(\I2C|U1|U3|SDA_sync [2]),
	.datab(\I2C|U1|U3|Equal0~0_combout ),
	.datac(\I2C|U1|U3|Equal0~1_combout ),
	.datad(\I2C|U1|U3|filtro [6]),
	.cin(gnd),
	.combout(\I2C|U1|U3|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|process_0~0 .lut_mask = 16'hD5EA;
defparam \I2C|U1|U3|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
fiftyfivenm_lcell_comb \I2C|U1|U3|filtro~4 (
// Equation(s):
// \I2C|U1|U3|filtro~4_combout  = (\I2C|U1|U3|process_0~0_combout  & (\I2C|U1|U3|filtro [4])) # (!\I2C|U1|U3|process_0~0_combout  & ((\I2C|U1|U3|filtro [6])))

	.dataa(gnd),
	.datab(\I2C|U1|U3|process_0~0_combout ),
	.datac(\I2C|U1|U3|filtro [4]),
	.datad(\I2C|U1|U3|filtro [6]),
	.cin(gnd),
	.combout(\I2C|U1|U3|filtro~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|filtro~4 .lut_mask = 16'hF3C0;
defparam \I2C|U1|U3|filtro~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \I2C|U1|U3|filtro[5] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U3|filtro~4_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|filtro [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|filtro[5] .is_wysiwyg = "true";
defparam \I2C|U1|U3|filtro[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
fiftyfivenm_lcell_comb \I2C|U1|U3|filtro[6]~0 (
// Equation(s):
// \I2C|U1|U3|filtro[6]~0_combout  = (\I2C|U1|U3|process_0~0_combout  & (\I2C|U1|U3|filtro [5])) # (!\I2C|U1|U3|process_0~0_combout  & ((\I2C|U1|U3|filtro [6])))

	.dataa(gnd),
	.datab(\I2C|U1|U3|filtro [5]),
	.datac(\I2C|U1|U3|filtro [6]),
	.datad(\I2C|U1|U3|process_0~0_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U3|filtro[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U3|filtro[6]~0 .lut_mask = 16'hCCF0;
defparam \I2C|U1|U3|filtro[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \I2C|U1|U3|filtro[6] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U3|filtro[6]~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U3|filtro [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U3|filtro[6] .is_wysiwyg = "true";
defparam \I2C|U1|U3|filtro[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector13~1 (
// Equation(s):
// \I2C|U1|U1|Selector13~1_combout  = (\I2C|U1|U1|Selector4~3_combout  & ((\I2C|U1|U3|filtro [6]) # ((\I2C|U1|U1|Selector13~0_combout  & \I2C|U1|U1|fin_byte~q )))) # (!\I2C|U1|U1|Selector4~3_combout  & (\I2C|U1|U1|Selector13~0_combout  & 
// ((\I2C|U1|U1|fin_byte~q ))))

	.dataa(\I2C|U1|U1|Selector4~3_combout ),
	.datab(\I2C|U1|U1|Selector13~0_combout ),
	.datac(\I2C|U1|U3|filtro [6]),
	.datad(\I2C|U1|U1|fin_byte~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector13~1 .lut_mask = 16'hECA0;
defparam \I2C|U1|U1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector13~2 (
// Equation(s):
// \I2C|U1|U1|Selector13~2_combout  = (\I2C|U1|U1|Selector13~1_combout ) # ((\I2C|U1|U1|nWR~q  & (!\I2C|U0|ena_byte~9_combout  & \I2C|U1|U1|Selector4~3_combout )))

	.dataa(\I2C|U1|U1|Selector13~1_combout ),
	.datab(\I2C|U1|U1|nWR~q ),
	.datac(\I2C|U0|ena_byte~9_combout ),
	.datad(\I2C|U1|U1|Selector4~3_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector13~2 .lut_mask = 16'hAEAA;
defparam \I2C|U1|U1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \I2C|U1|U1|fin_byte (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|fin_byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|fin_byte .is_wysiwyg = "true";
defparam \I2C|U1|U1|fin_byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|rd_mem (
// Equation(s):
// \I2C|U0|fifo_wr|rd_mem~combout  = (\I2C|U0|process_1~0_combout ) # ((!\I2C|U0|ini~q  & !\I2C|U1|U1|fin_byte~q ))

	.dataa(gnd),
	.datab(\I2C|U0|process_1~0_combout ),
	.datac(\I2C|U0|ini~q ),
	.datad(\I2C|U1|U1|fin_byte~q ),
	.cin(gnd),
	.combout(\I2C|U0|fifo_wr|rd_mem~combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_wr|rd_mem .lut_mask = 16'hCCCF;
defparam \I2C|U0|fifo_wr|rd_mem .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|num_bytes[1]~10 (
// Equation(s):
// \I2C|U0|fifo_wr|num_bytes[1]~10_combout  = (\I2C|U0|fifo_wr|process_1~0_combout  & ((\I2C|U0|fifo_wr|num_bytes [1] & (!\I2C|U0|fifo_wr|num_bytes[0]~9 )) # (!\I2C|U0|fifo_wr|num_bytes [1] & ((\I2C|U0|fifo_wr|num_bytes[0]~9 ) # (GND))))) # 
// (!\I2C|U0|fifo_wr|process_1~0_combout  & ((\I2C|U0|fifo_wr|num_bytes [1] & (\I2C|U0|fifo_wr|num_bytes[0]~9  & VCC)) # (!\I2C|U0|fifo_wr|num_bytes [1] & (!\I2C|U0|fifo_wr|num_bytes[0]~9 ))))
// \I2C|U0|fifo_wr|num_bytes[1]~11  = CARRY((\I2C|U0|fifo_wr|process_1~0_combout  & ((!\I2C|U0|fifo_wr|num_bytes[0]~9 ) # (!\I2C|U0|fifo_wr|num_bytes [1]))) # (!\I2C|U0|fifo_wr|process_1~0_combout  & (!\I2C|U0|fifo_wr|num_bytes [1] & 
// !\I2C|U0|fifo_wr|num_bytes[0]~9 )))

	.dataa(\I2C|U0|fifo_wr|process_1~0_combout ),
	.datab(\I2C|U0|fifo_wr|num_bytes [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|num_bytes[0]~9 ),
	.combout(\I2C|U0|fifo_wr|num_bytes[1]~10_combout ),
	.cout(\I2C|U0|fifo_wr|num_bytes[1]~11 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[1]~10 .lut_mask = 16'h692B;
defparam \I2C|U0|fifo_wr|num_bytes[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|full~1 (
// Equation(s):
// \I2C|U0|fifo_wr|full~1_combout  = (\I2C|U0|NACK_1_T~0_combout ) # (\I2C|U0|fifo_wr|rd_mem~combout  $ (((\I2C|U0|fifo_wr|full~q ) # (!\I2C|U0|we_fifo_wr~1_combout ))))

	.dataa(\I2C|U0|fifo_wr|rd_mem~combout ),
	.datab(\I2C|U0|we_fifo_wr~1_combout ),
	.datac(\I2C|U0|NACK_1_T~0_combout ),
	.datad(\I2C|U0|fifo_wr|full~q ),
	.cin(gnd),
	.combout(\I2C|U0|fifo_wr|full~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_wr|full~1 .lut_mask = 16'hF5F9;
defparam \I2C|U0|fifo_wr|full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \I2C|U0|fifo_wr|num_bytes[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|num_bytes[1]~10_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|num_bytes [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[1] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|num_bytes[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|num_bytes[2]~12 (
// Equation(s):
// \I2C|U0|fifo_wr|num_bytes[2]~12_combout  = ((\I2C|U0|fifo_wr|num_bytes [2] $ (\I2C|U0|fifo_wr|process_1~0_combout  $ (\I2C|U0|fifo_wr|num_bytes[1]~11 )))) # (GND)
// \I2C|U0|fifo_wr|num_bytes[2]~13  = CARRY((\I2C|U0|fifo_wr|num_bytes [2] & ((!\I2C|U0|fifo_wr|num_bytes[1]~11 ) # (!\I2C|U0|fifo_wr|process_1~0_combout ))) # (!\I2C|U0|fifo_wr|num_bytes [2] & (!\I2C|U0|fifo_wr|process_1~0_combout  & 
// !\I2C|U0|fifo_wr|num_bytes[1]~11 )))

	.dataa(\I2C|U0|fifo_wr|num_bytes [2]),
	.datab(\I2C|U0|fifo_wr|process_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|num_bytes[1]~11 ),
	.combout(\I2C|U0|fifo_wr|num_bytes[2]~12_combout ),
	.cout(\I2C|U0|fifo_wr|num_bytes[2]~13 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[2]~12 .lut_mask = 16'h962B;
defparam \I2C|U0|fifo_wr|num_bytes[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \I2C|U0|fifo_wr|num_bytes[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|num_bytes[2]~12_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|num_bytes [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[2] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|num_bytes[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|num_bytes[3]~14 (
// Equation(s):
// \I2C|U0|fifo_wr|num_bytes[3]~14_combout  = (\I2C|U0|fifo_wr|num_bytes [3] & ((\I2C|U0|fifo_wr|process_1~0_combout  & (!\I2C|U0|fifo_wr|num_bytes[2]~13 )) # (!\I2C|U0|fifo_wr|process_1~0_combout  & (\I2C|U0|fifo_wr|num_bytes[2]~13  & VCC)))) # 
// (!\I2C|U0|fifo_wr|num_bytes [3] & ((\I2C|U0|fifo_wr|process_1~0_combout  & ((\I2C|U0|fifo_wr|num_bytes[2]~13 ) # (GND))) # (!\I2C|U0|fifo_wr|process_1~0_combout  & (!\I2C|U0|fifo_wr|num_bytes[2]~13 ))))
// \I2C|U0|fifo_wr|num_bytes[3]~15  = CARRY((\I2C|U0|fifo_wr|num_bytes [3] & (\I2C|U0|fifo_wr|process_1~0_combout  & !\I2C|U0|fifo_wr|num_bytes[2]~13 )) # (!\I2C|U0|fifo_wr|num_bytes [3] & ((\I2C|U0|fifo_wr|process_1~0_combout ) # 
// (!\I2C|U0|fifo_wr|num_bytes[2]~13 ))))

	.dataa(\I2C|U0|fifo_wr|num_bytes [3]),
	.datab(\I2C|U0|fifo_wr|process_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|num_bytes[2]~13 ),
	.combout(\I2C|U0|fifo_wr|num_bytes[3]~14_combout ),
	.cout(\I2C|U0|fifo_wr|num_bytes[3]~15 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[3]~14 .lut_mask = 16'h694D;
defparam \I2C|U0|fifo_wr|num_bytes[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \I2C|U0|fifo_wr|num_bytes[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|num_bytes[3]~14_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|num_bytes [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[3] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|num_bytes[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|num_bytes[4]~16 (
// Equation(s):
// \I2C|U0|fifo_wr|num_bytes[4]~16_combout  = ((\I2C|U0|fifo_wr|num_bytes [4] $ (\I2C|U0|fifo_wr|process_1~0_combout  $ (\I2C|U0|fifo_wr|num_bytes[3]~15 )))) # (GND)
// \I2C|U0|fifo_wr|num_bytes[4]~17  = CARRY((\I2C|U0|fifo_wr|num_bytes [4] & ((!\I2C|U0|fifo_wr|num_bytes[3]~15 ) # (!\I2C|U0|fifo_wr|process_1~0_combout ))) # (!\I2C|U0|fifo_wr|num_bytes [4] & (!\I2C|U0|fifo_wr|process_1~0_combout  & 
// !\I2C|U0|fifo_wr|num_bytes[3]~15 )))

	.dataa(\I2C|U0|fifo_wr|num_bytes [4]),
	.datab(\I2C|U0|fifo_wr|process_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|num_bytes[3]~15 ),
	.combout(\I2C|U0|fifo_wr|num_bytes[4]~16_combout ),
	.cout(\I2C|U0|fifo_wr|num_bytes[4]~17 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[4]~16 .lut_mask = 16'h962B;
defparam \I2C|U0|fifo_wr|num_bytes[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \I2C|U0|fifo_wr|num_bytes[4] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|num_bytes[4]~16_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|num_bytes [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[4] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|num_bytes[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|num_bytes[5]~18 (
// Equation(s):
// \I2C|U0|fifo_wr|num_bytes[5]~18_combout  = (\I2C|U0|fifo_wr|num_bytes [5] & ((\I2C|U0|fifo_wr|process_1~0_combout  & (!\I2C|U0|fifo_wr|num_bytes[4]~17 )) # (!\I2C|U0|fifo_wr|process_1~0_combout  & (\I2C|U0|fifo_wr|num_bytes[4]~17  & VCC)))) # 
// (!\I2C|U0|fifo_wr|num_bytes [5] & ((\I2C|U0|fifo_wr|process_1~0_combout  & ((\I2C|U0|fifo_wr|num_bytes[4]~17 ) # (GND))) # (!\I2C|U0|fifo_wr|process_1~0_combout  & (!\I2C|U0|fifo_wr|num_bytes[4]~17 ))))
// \I2C|U0|fifo_wr|num_bytes[5]~19  = CARRY((\I2C|U0|fifo_wr|num_bytes [5] & (\I2C|U0|fifo_wr|process_1~0_combout  & !\I2C|U0|fifo_wr|num_bytes[4]~17 )) # (!\I2C|U0|fifo_wr|num_bytes [5] & ((\I2C|U0|fifo_wr|process_1~0_combout ) # 
// (!\I2C|U0|fifo_wr|num_bytes[4]~17 ))))

	.dataa(\I2C|U0|fifo_wr|num_bytes [5]),
	.datab(\I2C|U0|fifo_wr|process_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|num_bytes[4]~17 ),
	.combout(\I2C|U0|fifo_wr|num_bytes[5]~18_combout ),
	.cout(\I2C|U0|fifo_wr|num_bytes[5]~19 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[5]~18 .lut_mask = 16'h694D;
defparam \I2C|U0|fifo_wr|num_bytes[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \I2C|U0|fifo_wr|num_bytes[5] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|num_bytes[5]~18_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|num_bytes [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[5] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|num_bytes[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|num_bytes[6]~20 (
// Equation(s):
// \I2C|U0|fifo_wr|num_bytes[6]~20_combout  = ((\I2C|U0|fifo_wr|num_bytes [6] $ (\I2C|U0|fifo_wr|process_1~0_combout  $ (\I2C|U0|fifo_wr|num_bytes[5]~19 )))) # (GND)
// \I2C|U0|fifo_wr|num_bytes[6]~21  = CARRY((\I2C|U0|fifo_wr|num_bytes [6] & ((!\I2C|U0|fifo_wr|num_bytes[5]~19 ) # (!\I2C|U0|fifo_wr|process_1~0_combout ))) # (!\I2C|U0|fifo_wr|num_bytes [6] & (!\I2C|U0|fifo_wr|process_1~0_combout  & 
// !\I2C|U0|fifo_wr|num_bytes[5]~19 )))

	.dataa(\I2C|U0|fifo_wr|num_bytes [6]),
	.datab(\I2C|U0|fifo_wr|process_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|num_bytes[5]~19 ),
	.combout(\I2C|U0|fifo_wr|num_bytes[6]~20_combout ),
	.cout(\I2C|U0|fifo_wr|num_bytes[6]~21 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[6]~20 .lut_mask = 16'h962B;
defparam \I2C|U0|fifo_wr|num_bytes[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|num_bytes[7]~22 (
// Equation(s):
// \I2C|U0|fifo_wr|num_bytes[7]~22_combout  = (\I2C|U0|fifo_wr|num_bytes [7] & ((\I2C|U0|fifo_wr|process_1~0_combout  & (!\I2C|U0|fifo_wr|num_bytes[6]~21 )) # (!\I2C|U0|fifo_wr|process_1~0_combout  & (\I2C|U0|fifo_wr|num_bytes[6]~21  & VCC)))) # 
// (!\I2C|U0|fifo_wr|num_bytes [7] & ((\I2C|U0|fifo_wr|process_1~0_combout  & ((\I2C|U0|fifo_wr|num_bytes[6]~21 ) # (GND))) # (!\I2C|U0|fifo_wr|process_1~0_combout  & (!\I2C|U0|fifo_wr|num_bytes[6]~21 ))))
// \I2C|U0|fifo_wr|num_bytes[7]~23  = CARRY((\I2C|U0|fifo_wr|num_bytes [7] & (\I2C|U0|fifo_wr|process_1~0_combout  & !\I2C|U0|fifo_wr|num_bytes[6]~21 )) # (!\I2C|U0|fifo_wr|num_bytes [7] & ((\I2C|U0|fifo_wr|process_1~0_combout ) # 
// (!\I2C|U0|fifo_wr|num_bytes[6]~21 ))))

	.dataa(\I2C|U0|fifo_wr|num_bytes [7]),
	.datab(\I2C|U0|fifo_wr|process_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|num_bytes[6]~21 ),
	.combout(\I2C|U0|fifo_wr|num_bytes[7]~22_combout ),
	.cout(\I2C|U0|fifo_wr|num_bytes[7]~23 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[7]~22 .lut_mask = 16'h694D;
defparam \I2C|U0|fifo_wr|num_bytes[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \I2C|U0|fifo_wr|num_bytes[7] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|num_bytes[7]~22_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|num_bytes [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[7] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|num_bytes[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|full~2 (
// Equation(s):
// \I2C|U0|fifo_wr|full~2_combout  = \I2C|U0|fifo_wr|process_1~0_combout  $ (\I2C|U0|fifo_wr|num_bytes[7]~23  $ (\I2C|U0|fifo_wr|full~q ))

	.dataa(gnd),
	.datab(\I2C|U0|fifo_wr|process_1~0_combout ),
	.datac(gnd),
	.datad(\I2C|U0|fifo_wr|full~q ),
	.cin(\I2C|U0|fifo_wr|num_bytes[7]~23 ),
	.combout(\I2C|U0|fifo_wr|full~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_wr|full~2 .lut_mask = 16'hC33C;
defparam \I2C|U0|fifo_wr|full~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \I2C|U0|fifo_wr|full (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|full~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|full .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|process_1~0 (
// Equation(s):
// \I2C|U0|fifo_wr|process_1~0_combout  = (\I2C|U0|fifo_wr|rd_mem~combout  & (\I2C|U0|we_fifo_wr~1_combout  & !\I2C|U0|fifo_wr|full~q ))

	.dataa(\I2C|U0|fifo_wr|rd_mem~combout ),
	.datab(gnd),
	.datac(\I2C|U0|we_fifo_wr~1_combout ),
	.datad(\I2C|U0|fifo_wr|full~q ),
	.cin(gnd),
	.combout(\I2C|U0|fifo_wr|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_wr|process_1~0 .lut_mask = 16'h00A0;
defparam \I2C|U0|fifo_wr|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \I2C|U0|fifo_wr|num_bytes[6] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|num_bytes[6]~20_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|num_bytes [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[6] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|num_bytes[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
fiftyfivenm_lcell_comb \I2C|U0|Equal4~1 (
// Equation(s):
// \I2C|U0|Equal4~1_combout  = (!\I2C|U0|fifo_wr|num_bytes [6] & (!\I2C|U0|fifo_wr|full~q  & (!\I2C|U0|fifo_wr|num_bytes [7] & !\I2C|U0|fifo_wr|num_bytes [5])))

	.dataa(\I2C|U0|fifo_wr|num_bytes [6]),
	.datab(\I2C|U0|fifo_wr|full~q ),
	.datac(\I2C|U0|fifo_wr|num_bytes [7]),
	.datad(\I2C|U0|fifo_wr|num_bytes [5]),
	.cin(gnd),
	.combout(\I2C|U0|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|Equal4~1 .lut_mask = 16'h0001;
defparam \I2C|U0|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
fiftyfivenm_lcell_comb \I2C|U0|Equal4~0 (
// Equation(s):
// \I2C|U0|Equal4~0_combout  = (!\I2C|U0|fifo_wr|num_bytes [3] & (!\I2C|U0|fifo_wr|num_bytes [4] & (!\I2C|U0|fifo_wr|num_bytes [2] & !\I2C|U0|fifo_wr|num_bytes [1])))

	.dataa(\I2C|U0|fifo_wr|num_bytes [3]),
	.datab(\I2C|U0|fifo_wr|num_bytes [4]),
	.datac(\I2C|U0|fifo_wr|num_bytes [2]),
	.datad(\I2C|U0|fifo_wr|num_bytes [1]),
	.cin(gnd),
	.combout(\I2C|U0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|Equal4~0 .lut_mask = 16'h0001;
defparam \I2C|U0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
fiftyfivenm_lcell_comb \I2C|U0|Equal4~2 (
// Equation(s):
// \I2C|U0|Equal4~2_combout  = (\I2C|U0|Equal4~1_combout  & \I2C|U0|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2C|U0|Equal4~1_combout ),
	.datad(\I2C|U0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\I2C|U0|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|Equal4~2 .lut_mask = 16'hF000;
defparam \I2C|U0|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
fiftyfivenm_lcell_comb \I2C|U0|we_fifo_wr~1 (
// Equation(s):
// \I2C|U0|we_fifo_wr~1_combout  = (\I2C|U0|we_fifo_wr~0_combout  & (((!\I2C|U0|fifo_wr|num_bytes [0]) # (!\I2C|U0|Equal4~2_combout )) # (!\I2C|U0|status [3])))

	.dataa(\I2C|U0|we_fifo_wr~0_combout ),
	.datab(\I2C|U0|status [3]),
	.datac(\I2C|U0|Equal4~2_combout ),
	.datad(\I2C|U0|fifo_wr|num_bytes [0]),
	.cin(gnd),
	.combout(\I2C|U0|we_fifo_wr~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|we_fifo_wr~1 .lut_mask = 16'h2AAA;
defparam \I2C|U0|we_fifo_wr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|we_mem (
// Equation(s):
// \I2C|U0|fifo_wr|we_mem~combout  = (\I2C|U0|we_fifo_wr~1_combout  & !\I2C|U0|fifo_wr|full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2C|U0|we_fifo_wr~1_combout ),
	.datad(\I2C|U0|fifo_wr|full~q ),
	.cin(gnd),
	.combout(\I2C|U0|fifo_wr|we_mem~combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_wr|we_mem .lut_mask = 16'h00F0;
defparam \I2C|U0|fifo_wr|we_mem .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[0]~8 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[0]~8_combout  = \I2C|U0|fifo_wr|add_rd [0] $ (VCC)
// \I2C|U0|fifo_wr|add_rd[0]~9  = CARRY(\I2C|U0|fifo_wr|add_rd [0])

	.dataa(gnd),
	.datab(\I2C|U0|fifo_wr|add_rd [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2C|U0|fifo_wr|add_rd[0]~8_combout ),
	.cout(\I2C|U0|fifo_wr|add_rd[0]~9 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[0]~8 .lut_mask = 16'h33CC;
defparam \I2C|U0|fifo_wr|add_rd[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[0]~10 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[0]~10_combout  = (\I2C|U0|NACK_1_T~0_combout ) # ((!\I2C|U0|process_1~0_combout  & ((\I2C|U0|ini~q ) # (\I2C|U1|U1|fin_byte~q ))))

	.dataa(\I2C|U0|ini~q ),
	.datab(\I2C|U0|process_1~0_combout ),
	.datac(\I2C|U0|NACK_1_T~0_combout ),
	.datad(\I2C|U1|U1|fin_byte~q ),
	.cin(gnd),
	.combout(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[0]~10 .lut_mask = 16'hF3F2;
defparam \I2C|U0|fifo_wr|add_rd[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \I2C|U0|fifo_wr|add_rd[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|add_rd[0]~8_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|add_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[0] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|add_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_wr[0]~0 (
// Equation(s):
// \I2C|U0|fifo_wr|add_wr[0]~0_combout  = (\I2C|U0|fifo_wr|num_bytes [0] & (\I2C|U0|fifo_wr|add_rd [0] $ (VCC))) # (!\I2C|U0|fifo_wr|num_bytes [0] & (\I2C|U0|fifo_wr|add_rd [0] & VCC))
// \I2C|U0|fifo_wr|add_wr[0]~1  = CARRY((\I2C|U0|fifo_wr|num_bytes [0] & \I2C|U0|fifo_wr|add_rd [0]))

	.dataa(\I2C|U0|fifo_wr|num_bytes [0]),
	.datab(\I2C|U0|fifo_wr|add_rd [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2C|U0|fifo_wr|add_wr[0]~0_combout ),
	.cout(\I2C|U0|fifo_wr|add_wr[0]~1 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_wr[0]~0 .lut_mask = 16'h6688;
defparam \I2C|U0|fifo_wr|add_wr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[1]~11 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[1]~11_combout  = (\I2C|U0|fifo_wr|add_rd [1] & (!\I2C|U0|fifo_wr|add_rd[0]~9 )) # (!\I2C|U0|fifo_wr|add_rd [1] & ((\I2C|U0|fifo_wr|add_rd[0]~9 ) # (GND)))
// \I2C|U0|fifo_wr|add_rd[1]~12  = CARRY((!\I2C|U0|fifo_wr|add_rd[0]~9 ) # (!\I2C|U0|fifo_wr|add_rd [1]))

	.dataa(\I2C|U0|fifo_wr|add_rd [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_rd[0]~9 ),
	.combout(\I2C|U0|fifo_wr|add_rd[1]~11_combout ),
	.cout(\I2C|U0|fifo_wr|add_rd[1]~12 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[1]~11 .lut_mask = 16'h5A5F;
defparam \I2C|U0|fifo_wr|add_rd[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \I2C|U0|fifo_wr|add_rd[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|add_rd[1]~11_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|add_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[1] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|add_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_wr[1]~2 (
// Equation(s):
// \I2C|U0|fifo_wr|add_wr[1]~2_combout  = (\I2C|U0|fifo_wr|add_rd [1] & ((\I2C|U0|fifo_wr|num_bytes [1] & (\I2C|U0|fifo_wr|add_wr[0]~1  & VCC)) # (!\I2C|U0|fifo_wr|num_bytes [1] & (!\I2C|U0|fifo_wr|add_wr[0]~1 )))) # (!\I2C|U0|fifo_wr|add_rd [1] & 
// ((\I2C|U0|fifo_wr|num_bytes [1] & (!\I2C|U0|fifo_wr|add_wr[0]~1 )) # (!\I2C|U0|fifo_wr|num_bytes [1] & ((\I2C|U0|fifo_wr|add_wr[0]~1 ) # (GND)))))
// \I2C|U0|fifo_wr|add_wr[1]~3  = CARRY((\I2C|U0|fifo_wr|add_rd [1] & (!\I2C|U0|fifo_wr|num_bytes [1] & !\I2C|U0|fifo_wr|add_wr[0]~1 )) # (!\I2C|U0|fifo_wr|add_rd [1] & ((!\I2C|U0|fifo_wr|add_wr[0]~1 ) # (!\I2C|U0|fifo_wr|num_bytes [1]))))

	.dataa(\I2C|U0|fifo_wr|add_rd [1]),
	.datab(\I2C|U0|fifo_wr|num_bytes [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_wr[0]~1 ),
	.combout(\I2C|U0|fifo_wr|add_wr[1]~2_combout ),
	.cout(\I2C|U0|fifo_wr|add_wr[1]~3 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_wr[1]~2 .lut_mask = 16'h9617;
defparam \I2C|U0|fifo_wr|add_wr[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[2]~13 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[2]~13_combout  = (\I2C|U0|fifo_wr|add_rd [2] & (\I2C|U0|fifo_wr|add_rd[1]~12  $ (GND))) # (!\I2C|U0|fifo_wr|add_rd [2] & (!\I2C|U0|fifo_wr|add_rd[1]~12  & VCC))
// \I2C|U0|fifo_wr|add_rd[2]~14  = CARRY((\I2C|U0|fifo_wr|add_rd [2] & !\I2C|U0|fifo_wr|add_rd[1]~12 ))

	.dataa(\I2C|U0|fifo_wr|add_rd [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_rd[1]~12 ),
	.combout(\I2C|U0|fifo_wr|add_rd[2]~13_combout ),
	.cout(\I2C|U0|fifo_wr|add_rd[2]~14 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[2]~13 .lut_mask = 16'hA50A;
defparam \I2C|U0|fifo_wr|add_rd[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \I2C|U0|fifo_wr|add_rd[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|add_rd[2]~13_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|add_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[2] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|add_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_wr[2]~4 (
// Equation(s):
// \I2C|U0|fifo_wr|add_wr[2]~4_combout  = ((\I2C|U0|fifo_wr|add_rd [2] $ (\I2C|U0|fifo_wr|num_bytes [2] $ (!\I2C|U0|fifo_wr|add_wr[1]~3 )))) # (GND)
// \I2C|U0|fifo_wr|add_wr[2]~5  = CARRY((\I2C|U0|fifo_wr|add_rd [2] & ((\I2C|U0|fifo_wr|num_bytes [2]) # (!\I2C|U0|fifo_wr|add_wr[1]~3 ))) # (!\I2C|U0|fifo_wr|add_rd [2] & (\I2C|U0|fifo_wr|num_bytes [2] & !\I2C|U0|fifo_wr|add_wr[1]~3 )))

	.dataa(\I2C|U0|fifo_wr|add_rd [2]),
	.datab(\I2C|U0|fifo_wr|num_bytes [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_wr[1]~3 ),
	.combout(\I2C|U0|fifo_wr|add_wr[2]~4_combout ),
	.cout(\I2C|U0|fifo_wr|add_wr[2]~5 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_wr[2]~4 .lut_mask = 16'h698E;
defparam \I2C|U0|fifo_wr|add_wr[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[3]~15 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[3]~15_combout  = (\I2C|U0|fifo_wr|add_rd [3] & (!\I2C|U0|fifo_wr|add_rd[2]~14 )) # (!\I2C|U0|fifo_wr|add_rd [3] & ((\I2C|U0|fifo_wr|add_rd[2]~14 ) # (GND)))
// \I2C|U0|fifo_wr|add_rd[3]~16  = CARRY((!\I2C|U0|fifo_wr|add_rd[2]~14 ) # (!\I2C|U0|fifo_wr|add_rd [3]))

	.dataa(gnd),
	.datab(\I2C|U0|fifo_wr|add_rd [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_rd[2]~14 ),
	.combout(\I2C|U0|fifo_wr|add_rd[3]~15_combout ),
	.cout(\I2C|U0|fifo_wr|add_rd[3]~16 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[3]~15 .lut_mask = 16'h3C3F;
defparam \I2C|U0|fifo_wr|add_rd[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \I2C|U0|fifo_wr|add_rd[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|add_rd[3]~15_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|add_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[3] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|add_rd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_wr[3]~6 (
// Equation(s):
// \I2C|U0|fifo_wr|add_wr[3]~6_combout  = (\I2C|U0|fifo_wr|num_bytes [3] & ((\I2C|U0|fifo_wr|add_rd [3] & (\I2C|U0|fifo_wr|add_wr[2]~5  & VCC)) # (!\I2C|U0|fifo_wr|add_rd [3] & (!\I2C|U0|fifo_wr|add_wr[2]~5 )))) # (!\I2C|U0|fifo_wr|num_bytes [3] & 
// ((\I2C|U0|fifo_wr|add_rd [3] & (!\I2C|U0|fifo_wr|add_wr[2]~5 )) # (!\I2C|U0|fifo_wr|add_rd [3] & ((\I2C|U0|fifo_wr|add_wr[2]~5 ) # (GND)))))
// \I2C|U0|fifo_wr|add_wr[3]~7  = CARRY((\I2C|U0|fifo_wr|num_bytes [3] & (!\I2C|U0|fifo_wr|add_rd [3] & !\I2C|U0|fifo_wr|add_wr[2]~5 )) # (!\I2C|U0|fifo_wr|num_bytes [3] & ((!\I2C|U0|fifo_wr|add_wr[2]~5 ) # (!\I2C|U0|fifo_wr|add_rd [3]))))

	.dataa(\I2C|U0|fifo_wr|num_bytes [3]),
	.datab(\I2C|U0|fifo_wr|add_rd [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_wr[2]~5 ),
	.combout(\I2C|U0|fifo_wr|add_wr[3]~6_combout ),
	.cout(\I2C|U0|fifo_wr|add_wr[3]~7 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_wr[3]~6 .lut_mask = 16'h9617;
defparam \I2C|U0|fifo_wr|add_wr[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[4]~17 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[4]~17_combout  = (\I2C|U0|fifo_wr|add_rd [4] & (\I2C|U0|fifo_wr|add_rd[3]~16  $ (GND))) # (!\I2C|U0|fifo_wr|add_rd [4] & (!\I2C|U0|fifo_wr|add_rd[3]~16  & VCC))
// \I2C|U0|fifo_wr|add_rd[4]~18  = CARRY((\I2C|U0|fifo_wr|add_rd [4] & !\I2C|U0|fifo_wr|add_rd[3]~16 ))

	.dataa(gnd),
	.datab(\I2C|U0|fifo_wr|add_rd [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_rd[3]~16 ),
	.combout(\I2C|U0|fifo_wr|add_rd[4]~17_combout ),
	.cout(\I2C|U0|fifo_wr|add_rd[4]~18 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[4]~17 .lut_mask = 16'hC30C;
defparam \I2C|U0|fifo_wr|add_rd[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \I2C|U0|fifo_wr|add_rd[4] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|add_rd[4]~17_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|add_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[4] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|add_rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_wr[4]~8 (
// Equation(s):
// \I2C|U0|fifo_wr|add_wr[4]~8_combout  = ((\I2C|U0|fifo_wr|add_rd [4] $ (\I2C|U0|fifo_wr|num_bytes [4] $ (!\I2C|U0|fifo_wr|add_wr[3]~7 )))) # (GND)
// \I2C|U0|fifo_wr|add_wr[4]~9  = CARRY((\I2C|U0|fifo_wr|add_rd [4] & ((\I2C|U0|fifo_wr|num_bytes [4]) # (!\I2C|U0|fifo_wr|add_wr[3]~7 ))) # (!\I2C|U0|fifo_wr|add_rd [4] & (\I2C|U0|fifo_wr|num_bytes [4] & !\I2C|U0|fifo_wr|add_wr[3]~7 )))

	.dataa(\I2C|U0|fifo_wr|add_rd [4]),
	.datab(\I2C|U0|fifo_wr|num_bytes [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_wr[3]~7 ),
	.combout(\I2C|U0|fifo_wr|add_wr[4]~8_combout ),
	.cout(\I2C|U0|fifo_wr|add_wr[4]~9 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_wr[4]~8 .lut_mask = 16'h698E;
defparam \I2C|U0|fifo_wr|add_wr[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[5]~19 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[5]~19_combout  = (\I2C|U0|fifo_wr|add_rd [5] & (!\I2C|U0|fifo_wr|add_rd[4]~18 )) # (!\I2C|U0|fifo_wr|add_rd [5] & ((\I2C|U0|fifo_wr|add_rd[4]~18 ) # (GND)))
// \I2C|U0|fifo_wr|add_rd[5]~20  = CARRY((!\I2C|U0|fifo_wr|add_rd[4]~18 ) # (!\I2C|U0|fifo_wr|add_rd [5]))

	.dataa(gnd),
	.datab(\I2C|U0|fifo_wr|add_rd [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_rd[4]~18 ),
	.combout(\I2C|U0|fifo_wr|add_rd[5]~19_combout ),
	.cout(\I2C|U0|fifo_wr|add_rd[5]~20 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[5]~19 .lut_mask = 16'h3C3F;
defparam \I2C|U0|fifo_wr|add_rd[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \I2C|U0|fifo_wr|add_rd[5] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|add_rd[5]~19_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|add_rd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[5] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|add_rd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_wr[5]~10 (
// Equation(s):
// \I2C|U0|fifo_wr|add_wr[5]~10_combout  = (\I2C|U0|fifo_wr|add_rd [5] & ((\I2C|U0|fifo_wr|num_bytes [5] & (\I2C|U0|fifo_wr|add_wr[4]~9  & VCC)) # (!\I2C|U0|fifo_wr|num_bytes [5] & (!\I2C|U0|fifo_wr|add_wr[4]~9 )))) # (!\I2C|U0|fifo_wr|add_rd [5] & 
// ((\I2C|U0|fifo_wr|num_bytes [5] & (!\I2C|U0|fifo_wr|add_wr[4]~9 )) # (!\I2C|U0|fifo_wr|num_bytes [5] & ((\I2C|U0|fifo_wr|add_wr[4]~9 ) # (GND)))))
// \I2C|U0|fifo_wr|add_wr[5]~11  = CARRY((\I2C|U0|fifo_wr|add_rd [5] & (!\I2C|U0|fifo_wr|num_bytes [5] & !\I2C|U0|fifo_wr|add_wr[4]~9 )) # (!\I2C|U0|fifo_wr|add_rd [5] & ((!\I2C|U0|fifo_wr|add_wr[4]~9 ) # (!\I2C|U0|fifo_wr|num_bytes [5]))))

	.dataa(\I2C|U0|fifo_wr|add_rd [5]),
	.datab(\I2C|U0|fifo_wr|num_bytes [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_wr[4]~9 ),
	.combout(\I2C|U0|fifo_wr|add_wr[5]~10_combout ),
	.cout(\I2C|U0|fifo_wr|add_wr[5]~11 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_wr[5]~10 .lut_mask = 16'h9617;
defparam \I2C|U0|fifo_wr|add_wr[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[6]~21 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[6]~21_combout  = (\I2C|U0|fifo_wr|add_rd [6] & (\I2C|U0|fifo_wr|add_rd[5]~20  $ (GND))) # (!\I2C|U0|fifo_wr|add_rd [6] & (!\I2C|U0|fifo_wr|add_rd[5]~20  & VCC))
// \I2C|U0|fifo_wr|add_rd[6]~22  = CARRY((\I2C|U0|fifo_wr|add_rd [6] & !\I2C|U0|fifo_wr|add_rd[5]~20 ))

	.dataa(gnd),
	.datab(\I2C|U0|fifo_wr|add_rd [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_rd[5]~20 ),
	.combout(\I2C|U0|fifo_wr|add_rd[6]~21_combout ),
	.cout(\I2C|U0|fifo_wr|add_rd[6]~22 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[6]~21 .lut_mask = 16'hC30C;
defparam \I2C|U0|fifo_wr|add_rd[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \I2C|U0|fifo_wr|add_rd[6] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|add_rd[6]~21_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|add_rd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[6] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|add_rd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_wr[6]~12 (
// Equation(s):
// \I2C|U0|fifo_wr|add_wr[6]~12_combout  = ((\I2C|U0|fifo_wr|num_bytes [6] $ (\I2C|U0|fifo_wr|add_rd [6] $ (!\I2C|U0|fifo_wr|add_wr[5]~11 )))) # (GND)
// \I2C|U0|fifo_wr|add_wr[6]~13  = CARRY((\I2C|U0|fifo_wr|num_bytes [6] & ((\I2C|U0|fifo_wr|add_rd [6]) # (!\I2C|U0|fifo_wr|add_wr[5]~11 ))) # (!\I2C|U0|fifo_wr|num_bytes [6] & (\I2C|U0|fifo_wr|add_rd [6] & !\I2C|U0|fifo_wr|add_wr[5]~11 )))

	.dataa(\I2C|U0|fifo_wr|num_bytes [6]),
	.datab(\I2C|U0|fifo_wr|add_rd [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_wr|add_wr[5]~11 ),
	.combout(\I2C|U0|fifo_wr|add_wr[6]~12_combout ),
	.cout(\I2C|U0|fifo_wr|add_wr[6]~13 ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_wr[6]~12 .lut_mask = 16'h698E;
defparam \I2C|U0|fifo_wr|add_wr[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_rd[7]~23 (
// Equation(s):
// \I2C|U0|fifo_wr|add_rd[7]~23_combout  = \I2C|U0|fifo_wr|add_rd [7] $ (\I2C|U0|fifo_wr|add_rd[6]~22 )

	.dataa(\I2C|U0|fifo_wr|add_rd [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\I2C|U0|fifo_wr|add_rd[6]~22 ),
	.combout(\I2C|U0|fifo_wr|add_rd[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[7]~23 .lut_mask = 16'h5A5A;
defparam \I2C|U0|fifo_wr|add_rd[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \I2C|U0|fifo_wr|add_rd[7] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|add_rd[7]~23_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|add_rd[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|add_rd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_rd[7] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|add_rd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
fiftyfivenm_lcell_comb \I2C|U0|fifo_wr|add_wr[7]~14 (
// Equation(s):
// \I2C|U0|fifo_wr|add_wr[7]~14_combout  = \I2C|U0|fifo_wr|num_bytes [7] $ (\I2C|U0|fifo_wr|add_wr[6]~13  $ (\I2C|U0|fifo_wr|add_rd [7]))

	.dataa(gnd),
	.datab(\I2C|U0|fifo_wr|num_bytes [7]),
	.datac(gnd),
	.datad(\I2C|U0|fifo_wr|add_rd [7]),
	.cin(\I2C|U0|fifo_wr|add_wr[6]~13 ),
	.combout(\I2C|U0|fifo_wr|add_wr[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_wr|add_wr[7]~14 .lut_mask = 16'hC33C;
defparam \I2C|U0|fifo_wr|add_wr[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
fiftyfivenm_lcell_comb \THPROC|Selector8~1 (
// Equation(s):
// \THPROC|Selector8~1_combout  = (\THPROC|estado.escritura4~q ) # ((\THPROC|dato_w [2] & ((\THPROC|estado.comando_escritura~q ) # (\THPROC|Selector8~0_combout ))))

	.dataa(\THPROC|estado.escritura4~q ),
	.datab(\THPROC|estado.comando_escritura~q ),
	.datac(\THPROC|dato_w [2]),
	.datad(\THPROC|Selector8~0_combout ),
	.cin(gnd),
	.combout(\THPROC|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|Selector8~1 .lut_mask = 16'hFAEA;
defparam \THPROC|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \THPROC|dato_w[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\THPROC|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|dato_w [2]),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|dato_w[2] .is_wysiwyg = "true";
defparam \THPROC|dato_w[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
fiftyfivenm_lcell_comb \THPROC|Selector3~1 (
// Equation(s):
// \THPROC|Selector3~1_combout  = ((\THPROC|dato_w [7] & ((\THPROC|estado.comando_escritura~q ) # (!\THPROC|estado.espera_tic~q )))) # (!\THPROC|Selector3~0_combout )

	.dataa(\THPROC|Selector3~0_combout ),
	.datab(\THPROC|estado.comando_escritura~q ),
	.datac(\THPROC|dato_w [7]),
	.datad(\THPROC|estado.espera_tic~q ),
	.cin(gnd),
	.combout(\THPROC|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \THPROC|Selector3~1 .lut_mask = 16'hD5F5;
defparam \THPROC|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \THPROC|dato_w[7] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\THPROC|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\THPROC|dato_w [7]),
	.prn(vcc));
// synopsys translate_off
defparam \THPROC|dato_w[7] .is_wysiwyg = "true";
defparam \THPROC|dato_w[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y16_N0
fiftyfivenm_ram_block \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\I2C|U0|fifo_wr|we_mem~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\I2C|U0|fifo_wr|we_mem~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\THPROC|dato_w [7],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\THPROC|dato_w [2],\~GND~combout ,\THPROC|dato_w [0]}),
	.portaaddr({\I2C|U0|fifo_wr|add_wr[7]~14_combout ,\I2C|U0|fifo_wr|add_wr[6]~12_combout ,\I2C|U0|fifo_wr|add_wr[5]~10_combout ,\I2C|U0|fifo_wr|add_wr[4]~8_combout ,\I2C|U0|fifo_wr|add_wr[3]~6_combout ,\I2C|U0|fifo_wr|add_wr[2]~4_combout ,\I2C|U0|fifo_wr|add_wr[1]~2_combout ,
\I2C|U0|fifo_wr|add_wr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\I2C|U0|fifo_wr|add_rd [7],\I2C|U0|fifo_wr|add_rd [6],\I2C|U0|fifo_wr|add_rd [5],\I2C|U0|fifo_wr|add_rd [4],\I2C|U0|fifo_wr|add_rd [3],\I2C|U0|fifo_wr|add_rd [2],\I2C|U0|fifo_wr|add_rd [1],\I2C|U0|fifo_wr|add_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component|altsyncram_utn3:auto_generated|ALTSYNCRAM";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
fiftyfivenm_lcell_comb \I2C|U1|U1|nWR_1~0 (
// Equation(s):
// \I2C|U1|U1|nWR_1~0_combout  = (\I2C|U1|U1|estado.libre~q  & (((\I2C|U1|U1|nWR_1~q )))) # (!\I2C|U1|U1|estado.libre~q  & ((\I2C|U0|ini~q  & ((\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [0]))) # (!\I2C|U0|ini~q  & (\I2C|U1|U1|nWR_1~q ))))

	.dataa(\I2C|U1|U1|estado.libre~q ),
	.datab(\I2C|U0|ini~q ),
	.datac(\I2C|U1|U1|nWR_1~q ),
	.datad(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\I2C|U1|U1|nWR_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|nWR_1~0 .lut_mask = 16'hF4B0;
defparam \I2C|U1|U1|nWR_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \I2C|U1|U1|nWR_1 (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|nWR_1~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|nWR_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|nWR_1 .is_wysiwyg = "true";
defparam \I2C|U1|U1|nWR_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
fiftyfivenm_lcell_comb \I2C|U1|U1|nWR~3 (
// Equation(s):
// \I2C|U1|U1|nWR~3_combout  = (\I2C|U1|U1|estado.libre~q  & (!\I2C|U1|U1|Selector4~2_combout  & ((\I2C|U1|U1|estado.ACK~q )))) # (!\I2C|U1|U1|estado.libre~q  & (((\I2C|U0|ini~q ))))

	.dataa(\I2C|U1|U1|estado.libre~q ),
	.datab(\I2C|U1|U1|Selector4~2_combout ),
	.datac(\I2C|U0|ini~q ),
	.datad(\I2C|U1|U1|estado.ACK~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|nWR~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|nWR~3 .lut_mask = 16'h7250;
defparam \I2C|U1|U1|nWR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
fiftyfivenm_lcell_comb \I2C|U1|U1|nWR~2 (
// Equation(s):
// \I2C|U1|U1|nWR~2_combout  = (\I2C|U1|U1|nWR~3_combout  & (\I2C|U1|U1|estado.libre~q  & (\I2C|U1|U1|nWR_1~q ))) # (!\I2C|U1|U1|nWR~3_combout  & (((\I2C|U1|U1|nWR~q ))))

	.dataa(\I2C|U1|U1|estado.libre~q ),
	.datab(\I2C|U1|U1|nWR_1~q ),
	.datac(\I2C|U1|U1|nWR~q ),
	.datad(\I2C|U1|U1|nWR~3_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|nWR~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|nWR~2 .lut_mask = 16'h88F0;
defparam \I2C|U1|U1|nWR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \I2C|U1|U1|nWR (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|nWR~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|nWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|nWR .is_wysiwyg = "true";
defparam \I2C|U1|U1|nWR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
fiftyfivenm_lcell_comb \I2C|U1|U1|tx_ok~0 (
// Equation(s):
// \I2C|U1|U1|tx_ok~0_combout  = (!\I2C|U0|ena_byte~9_combout  & (\I2C|U1|U1|Selector4~3_combout  & (\I2C|U1|U1|nWR~q  $ (\I2C|U1|U3|filtro [6]))))

	.dataa(\I2C|U0|ena_byte~9_combout ),
	.datab(\I2C|U1|U1|nWR~q ),
	.datac(\I2C|U1|U3|filtro [6]),
	.datad(\I2C|U1|U1|Selector4~3_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|tx_ok~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|tx_ok~0 .lut_mask = 16'h1400;
defparam \I2C|U1|U1|tx_ok~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
fiftyfivenm_lcell_comb \I2C|U1|U1|tx_ok~1 (
// Equation(s):
// \I2C|U1|U1|tx_ok~1_combout  = (\I2C|U1|U1|estado.libre~q  & (((\I2C|U1|U1|tx_ok~q ) # (\I2C|U1|U1|tx_ok~0_combout )))) # (!\I2C|U1|U1|estado.libre~q  & (!\I2C|U0|ini~q  & (\I2C|U1|U1|tx_ok~q )))

	.dataa(\I2C|U1|U1|estado.libre~q ),
	.datab(\I2C|U0|ini~q ),
	.datac(\I2C|U1|U1|tx_ok~q ),
	.datad(\I2C|U1|U1|tx_ok~0_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|tx_ok~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|tx_ok~1 .lut_mask = 16'hBAB0;
defparam \I2C|U1|U1|tx_ok~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \I2C|U1|U1|tx_ok (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|tx_ok~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|tx_ok~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|tx_ok .is_wysiwyg = "true";
defparam \I2C|U1|U1|tx_ok .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
fiftyfivenm_lcell_comb \I2C|U0|NACK_1_T~0 (
// Equation(s):
// \I2C|U0|NACK_1_T~0_combout  = (\I2C|U0|status [0] & (!\I2C|U1|U1|fin_tx~q  & (\I2C|U0|fin_tx_i~q  & !\I2C|U1|U1|tx_ok~q )))

	.dataa(\I2C|U0|status [0]),
	.datab(\I2C|U1|U1|fin_tx~q ),
	.datac(\I2C|U0|fin_tx_i~q ),
	.datad(\I2C|U1|U1|tx_ok~q ),
	.cin(gnd),
	.combout(\I2C|U0|NACK_1_T~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|NACK_1_T~0 .lut_mask = 16'h0020;
defparam \I2C|U0|NACK_1_T~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \I2C|U0|fifo_wr|num_bytes[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_wr|num_bytes[0]~8_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(\I2C|U0|NACK_1_T~0_combout ),
	.sload(gnd),
	.ena(\I2C|U0|fifo_wr|full~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_wr|num_bytes [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_wr|num_bytes[0] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_wr|num_bytes[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
fiftyfivenm_lcell_comb \I2C|U0|process_1~0 (
// Equation(s):
// \I2C|U0|process_1~0_combout  = (!\I2C|U0|fifo_wr|num_bytes [0] & (\I2C|U0|Equal4~1_combout  & \I2C|U0|Equal4~0_combout ))

	.dataa(\I2C|U0|fifo_wr|num_bytes [0]),
	.datab(gnd),
	.datac(\I2C|U0|Equal4~1_combout ),
	.datad(\I2C|U0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\I2C|U0|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|process_1~0 .lut_mask = 16'h5000;
defparam \I2C|U0|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
fiftyfivenm_lcell_comb \I2C|U0|we_reg_ctrl~0 (
// Equation(s):
// \I2C|U0|we_reg_ctrl~0_combout  = (!\I2C|U0|status [0] & (!\THPROC|add [1] & (!\THPROC|add [0] & \THPROC|we~q )))

	.dataa(\I2C|U0|status [0]),
	.datab(\THPROC|add [1]),
	.datac(\THPROC|add [0]),
	.datad(\THPROC|we~q ),
	.cin(gnd),
	.combout(\I2C|U0|we_reg_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|we_reg_ctrl~0 .lut_mask = 16'h0100;
defparam \I2C|U0|we_reg_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
fiftyfivenm_lcell_comb \I2C|U0|status[2]~1 (
// Equation(s):
// \I2C|U0|status[2]~1_combout  = (\I2C|U0|status [2]) # ((\THPROC|dato_w [2] & \I2C|U0|we_reg_ctrl~0_combout ))

	.dataa(\THPROC|dato_w [2]),
	.datab(gnd),
	.datac(\I2C|U0|status [2]),
	.datad(\I2C|U0|we_reg_ctrl~0_combout ),
	.cin(gnd),
	.combout(\I2C|U0|status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|status[2]~1 .lut_mask = 16'hFAF0;
defparam \I2C|U0|status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \I2C|U0|status[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|status[2]~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|status[2] .is_wysiwyg = "true";
defparam \I2C|U0|status[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
fiftyfivenm_lcell_comb \I2C|U0|ena_wr_byte~0 (
// Equation(s):
// \I2C|U0|ena_wr_byte~0_combout  = (\I2C|U1|U1|fin_byte~q ) # ((!\I2C|U0|ena_wr_byte~q  & ((\I2C|U1|U1|fin_tx~q ) # (!\I2C|U0|status [2]))))

	.dataa(\I2C|U1|U1|fin_byte~q ),
	.datab(\I2C|U0|status [2]),
	.datac(\I2C|U1|U1|fin_tx~q ),
	.datad(\I2C|U0|ena_wr_byte~q ),
	.cin(gnd),
	.combout(\I2C|U0|ena_wr_byte~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_wr_byte~0 .lut_mask = 16'hAAFB;
defparam \I2C|U0|ena_wr_byte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
fiftyfivenm_lcell_comb \I2C|U0|ena_wr_byte~1 (
// Equation(s):
// \I2C|U0|ena_wr_byte~1_combout  = (\I2C|U0|we_reg_ctrl~0_combout  & ((\THPROC|dato_w [2]) # ((\I2C|U0|ena_wr_byte~q )))) # (!\I2C|U0|we_reg_ctrl~0_combout  & (((!\I2C|U0|ena_wr_byte~0_combout ))))

	.dataa(\THPROC|dato_w [2]),
	.datab(\I2C|U0|we_reg_ctrl~0_combout ),
	.datac(\I2C|U0|ena_wr_byte~q ),
	.datad(\I2C|U0|ena_wr_byte~0_combout ),
	.cin(gnd),
	.combout(\I2C|U0|ena_wr_byte~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_wr_byte~1 .lut_mask = 16'hC8FB;
defparam \I2C|U0|ena_wr_byte~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \I2C|U0|ena_wr_byte (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|ena_wr_byte~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|ena_wr_byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|ena_wr_byte .is_wysiwyg = "true";
defparam \I2C|U0|ena_wr_byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout )))
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = (\I2C|U0|NACK_1_T~0_combout ) # ((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & \I2C|U1|U1|fin_byte~q ))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(\I2C|U0|NACK_1_T~0_combout ),
	.datad(\I2C|U1|U1|fin_byte~q ),
	.cin(gnd),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 16'hFAF0;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U0|NACK_1_T~0_combout ),
	.ena(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ) # (VCC))))) # 
// (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout )) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout )))))
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ))))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U0|NACK_1_T~0_combout ),
	.ena(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ) # (VCC))))) # 
// (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout )) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U0|NACK_1_T~0_combout ),
	.ena(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1_combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1 .lut_mask = 16'h8000;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout )))))
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ))))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U0|NACK_1_T~0_combout ),
	.ena(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ) # (VCC))))) # 
// (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout )) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U0|NACK_1_T~0_combout ),
	.ena(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout )))))
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ))))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U0|NACK_1_T~0_combout ),
	.ena(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0_combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5])

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0 .lut_mask = 16'hAA00;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT )

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U0|NACK_1_T~0_combout ),
	.ena(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2_combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1_combout  & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0_combout  & \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1_combout ),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0_combout ),
	.datad(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2 .lut_mask = 16'h8000;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3_combout  = (!\I2C|U0|NACK_1_T~0_combout  & ((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// ((\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2_combout  & \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ))))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2_combout ),
	.datab(\I2C|U0|NACK_1_T~0_combout ),
	.datac(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.cin(gnd),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3 .lut_mask = 16'h3230;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\I2C|U0|status [3] & !\I2C|U0|ena_wr_byte~q )) # (!\I2C|U0|status [2])))

	.dataa(\I2C|U0|status [3]),
	.datab(\I2C|U0|ena_wr_byte~q ),
	.datac(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\I2C|U0|status [2]),
	.cin(gnd),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 16'h020F;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
fiftyfivenm_lcell_comb \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1 (
// Equation(s):
// \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & \I2C|U1|U1|fin_byte~q )

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I2C|U1|U1|fin_byte~q ),
	.cin(gnd),
	.combout(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1 .lut_mask = 16'hAA00;
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U0|NACK_1_T~0_combout ),
	.ena(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~2 (
// Equation(s):
// \I2C|U0|ena_byte~2_combout  = (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & !\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~2 .lut_mask = 16'h0001;
defparam \I2C|U0|ena_byte~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
fiftyfivenm_lcell_comb \I2C|U0|reg_rd[2]~feeder (
// Equation(s):
// \I2C|U0|reg_rd[2]~feeder_combout  = \THPROC|dato_w [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\THPROC|dato_w [2]),
	.cin(gnd),
	.combout(\I2C|U0|reg_rd[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|reg_rd[2]~feeder .lut_mask = 16'hFF00;
defparam \I2C|U0|reg_rd[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \I2C|U0|reg_rd[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|reg_rd[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C|U0|we_reg_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|reg_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|reg_rd[2] .is_wysiwyg = "true";
defparam \I2C|U0|reg_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~0 (
// Equation(s):
// \I2C|U0|ena_byte~0_combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\I2C|U0|reg_rd [2] & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (!\I2C|U0|reg_rd 
// [0])))) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\I2C|U0|reg_rd [2] & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (!\I2C|U0|reg_rd [0]))))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\I2C|U0|reg_rd [2]),
	.datac(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\I2C|U0|reg_rd [0]),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~0 .lut_mask = 16'h9009;
defparam \I2C|U0|ena_byte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \I2C|U0|reg_rd[7] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|dato_w [7]),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C|U0|we_reg_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|reg_rd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|reg_rd[7] .is_wysiwyg = "true";
defparam \I2C|U0|reg_rd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~1 (
// Equation(s):
// \I2C|U0|ena_byte~1_combout  = (!\I2C|U0|status [2] & (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\I2C|U0|reg_rd [7] $ (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [7]))))

	.dataa(\I2C|U0|reg_rd [7]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\I2C|U0|status [2]),
	.datad(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~1 .lut_mask = 16'h0009;
defparam \I2C|U0|ena_byte~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~3 (
// Equation(s):
// \I2C|U0|ena_byte~3_combout  = (\I2C|U0|status [3] & (((!\I2C|U0|ena_byte~1_combout ) # (!\I2C|U0|ena_byte~0_combout )) # (!\I2C|U0|ena_byte~2_combout )))

	.dataa(\I2C|U0|ena_byte~2_combout ),
	.datab(\I2C|U0|ena_byte~0_combout ),
	.datac(\I2C|U0|status [3]),
	.datad(\I2C|U0|ena_byte~1_combout ),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~3 .lut_mask = 16'h70F0;
defparam \I2C|U0|ena_byte~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
fiftyfivenm_lcell_comb \I2C|U0|Equal5~0 (
// Equation(s):
// \I2C|U0|Equal5~0_combout  = \I2C|U0|reg_rd [7] $ (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\I2C|U0|reg_rd [2]) # (\I2C|U0|reg_rd [0]))))

	.dataa(\I2C|U0|reg_rd [7]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\I2C|U0|reg_rd [2]),
	.datad(\I2C|U0|reg_rd [0]),
	.cin(gnd),
	.combout(\I2C|U0|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|Equal5~0 .lut_mask = 16'h9996;
defparam \I2C|U0|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~6 (
// Equation(s):
// \I2C|U0|ena_byte~6_combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (!\I2C|U0|reg_rd [0] & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (\I2C|U0|reg_rd 
// [2])))) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((\I2C|U0|reg_rd [0]))))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\I2C|U0|reg_rd [2]),
	.datad(\I2C|U0|reg_rd [0]),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~6 .lut_mask = 16'h1128;
defparam \I2C|U0|ena_byte~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~5 (
// Equation(s):
// \I2C|U0|ena_byte~5_combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\I2C|U0|reg_rd [2] & !\I2C|U0|reg_rd 
// [0]))) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ((\I2C|U0|reg_rd [2]) # (\I2C|U0|reg_rd [0]))))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\I2C|U0|reg_rd [2]),
	.datad(\I2C|U0|reg_rd [0]),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~5 .lut_mask = 16'h1118;
defparam \I2C|U0|ena_byte~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~4 (
// Equation(s):
// \I2C|U0|ena_byte~4_combout  = (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((\I2C|U0|reg_rd [2] & (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \I2C|U0|reg_rd 
// [0])) # (!\I2C|U0|reg_rd [2] & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & !\I2C|U0|reg_rd [0])))) # (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\I2C|U0|reg_rd [2] $ (\I2C|U0|reg_rd [0]))))

	.dataa(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\I2C|U0|reg_rd [2]),
	.datac(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\I2C|U0|reg_rd [0]),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~4 .lut_mask = 16'h0924;
defparam \I2C|U0|ena_byte~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~7 (
// Equation(s):
// \I2C|U0|ena_byte~7_combout  = (\I2C|U0|Equal5~0_combout  & (\I2C|U0|ena_byte~6_combout  & (\I2C|U0|ena_byte~5_combout  & \I2C|U0|ena_byte~4_combout )))

	.dataa(\I2C|U0|Equal5~0_combout ),
	.datab(\I2C|U0|ena_byte~6_combout ),
	.datac(\I2C|U0|ena_byte~5_combout ),
	.datad(\I2C|U0|ena_byte~4_combout ),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~7 .lut_mask = 16'h8000;
defparam \I2C|U0|ena_byte~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~8 (
// Equation(s):
// \I2C|U0|ena_byte~8_combout  = (\I2C|U0|status [2] & (\I2C|U0|ena_byte~7_combout  & (\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\I2C|U0|reg_rd [0]))))

	.dataa(\I2C|U0|status [2]),
	.datab(\I2C|U0|ena_byte~7_combout ),
	.datac(\I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\I2C|U0|reg_rd [0]),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~8 .lut_mask = 16'h0880;
defparam \I2C|U0|ena_byte~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
fiftyfivenm_lcell_comb \I2C|U0|ena_byte~9 (
// Equation(s):
// \I2C|U0|ena_byte~9_combout  = (\I2C|U0|process_1~0_combout  & (\I2C|U0|ena_byte~3_combout  & ((!\I2C|U0|ena_byte~8_combout )))) # (!\I2C|U0|process_1~0_combout  & (((\I2C|U0|ena_byte~3_combout  & !\I2C|U0|ena_byte~8_combout )) # (!\I2C|U0|status [3])))

	.dataa(\I2C|U0|process_1~0_combout ),
	.datab(\I2C|U0|ena_byte~3_combout ),
	.datac(\I2C|U0|status [3]),
	.datad(\I2C|U0|ena_byte~8_combout ),
	.cin(gnd),
	.combout(\I2C|U0|ena_byte~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ena_byte~9 .lut_mask = 16'h05CD;
defparam \I2C|U0|ena_byte~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector4~2 (
// Equation(s):
// \I2C|U1|U1|Selector4~2_combout  = (((!\I2C|U0|ena_byte~9_combout  & !\I2C|U1|U1|nWR~q )) # (!\I2C|U1|U0|ena_in_SDA~combout )) # (!\I2C|U1|U3|filtro [6])

	.dataa(\I2C|U0|ena_byte~9_combout ),
	.datab(\I2C|U1|U1|nWR~q ),
	.datac(\I2C|U1|U3|filtro [6]),
	.datad(\I2C|U1|U0|ena_in_SDA~combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector4~2 .lut_mask = 16'h1FFF;
defparam \I2C|U1|U1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector1~0 (
// Equation(s):
// \I2C|U1|U1|Selector1~0_combout  = (\I2C|U1|U1|Selector4~3_combout  & (!\I2C|U1|U1|Selector4~2_combout )) # (!\I2C|U1|U1|Selector4~3_combout  & (((!\I2C|U1|U1|estado.cargar_byte~q  & \I2C|U1|U1|Selector5~1_combout ))))

	.dataa(\I2C|U1|U1|Selector4~2_combout ),
	.datab(\I2C|U1|U1|Selector4~3_combout ),
	.datac(\I2C|U1|U1|estado.cargar_byte~q ),
	.datad(\I2C|U1|U1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector1~0 .lut_mask = 16'h4744;
defparam \I2C|U1|U1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \I2C|U1|U1|estado.cargar_byte (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|estado.cargar_byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|estado.cargar_byte .is_wysiwyg = "true";
defparam \I2C|U1|U1|estado.cargar_byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector12~0 (
// Equation(s):
// \I2C|U1|U1|Selector12~0_combout  = (\I2C|U1|U1|estado.tx_byte~q  & ((\I2C|U1|U1|cnt_pulsos_SCL~3_combout  $ (\I2C|U1|U1|cnt_pulsos_SCL [0])))) # (!\I2C|U1|U1|estado.tx_byte~q  & (!\I2C|U1|U1|estado.cargar_byte~q  & ((\I2C|U1|U1|cnt_pulsos_SCL [0]))))

	.dataa(\I2C|U1|U1|estado.cargar_byte~q ),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL~3_combout ),
	.datac(\I2C|U1|U1|cnt_pulsos_SCL [0]),
	.datad(\I2C|U1|U1|estado.tx_byte~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector12~0 .lut_mask = 16'h3C50;
defparam \I2C|U1|U1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \I2C|U1|U1|cnt_pulsos_SCL[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|cnt_pulsos_SCL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|cnt_pulsos_SCL[0] .is_wysiwyg = "true";
defparam \I2C|U1|U1|cnt_pulsos_SCL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
fiftyfivenm_lcell_comb \I2C|U1|U1|Add0~2 (
// Equation(s):
// \I2C|U1|U1|Add0~2_combout  = \I2C|U1|U1|cnt_pulsos_SCL [0] $ (\I2C|U1|U1|cnt_pulsos_SCL [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2C|U1|U1|cnt_pulsos_SCL [0]),
	.datad(\I2C|U1|U1|cnt_pulsos_SCL [1]),
	.cin(gnd),
	.combout(\I2C|U1|U1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Add0~2 .lut_mask = 16'h0FF0;
defparam \I2C|U1|U1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
fiftyfivenm_lcell_comb \I2C|U1|U1|cnt_pulsos_SCL[1]~2 (
// Equation(s):
// \I2C|U1|U1|cnt_pulsos_SCL[1]~2_combout  = (\I2C|U1|U1|cnt_pulsos_SCL~3_combout  & ((\I2C|U1|U1|Add0~2_combout ))) # (!\I2C|U1|U1|cnt_pulsos_SCL~3_combout  & (\I2C|U1|U1|cnt_pulsos_SCL [1]))

	.dataa(gnd),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL~3_combout ),
	.datac(\I2C|U1|U1|cnt_pulsos_SCL [1]),
	.datad(\I2C|U1|U1|Add0~2_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|cnt_pulsos_SCL[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|cnt_pulsos_SCL[1]~2 .lut_mask = 16'hFC30;
defparam \I2C|U1|U1|cnt_pulsos_SCL[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector11~0 (
// Equation(s):
// \I2C|U1|U1|Selector11~0_combout  = (\I2C|U1|U1|cnt_pulsos_SCL [1] & !\I2C|U1|U1|estado.cargar_byte~q )

	.dataa(gnd),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL [1]),
	.datac(\I2C|U1|U1|estado.cargar_byte~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector11~0 .lut_mask = 16'h0C0C;
defparam \I2C|U1|U1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \I2C|U1|U1|cnt_pulsos_SCL[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|cnt_pulsos_SCL[1]~2_combout ),
	.asdata(\I2C|U1|U1|Selector11~0_combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\I2C|U1|U1|estado.tx_byte~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|cnt_pulsos_SCL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|cnt_pulsos_SCL[1] .is_wysiwyg = "true";
defparam \I2C|U1|U1|cnt_pulsos_SCL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
fiftyfivenm_lcell_comb \I2C|U1|U1|Add0~1 (
// Equation(s):
// \I2C|U1|U1|Add0~1_combout  = \I2C|U1|U1|cnt_pulsos_SCL [2] $ (((\I2C|U1|U1|cnt_pulsos_SCL [1] & \I2C|U1|U1|cnt_pulsos_SCL [0])))

	.dataa(gnd),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL [1]),
	.datac(\I2C|U1|U1|cnt_pulsos_SCL [0]),
	.datad(\I2C|U1|U1|cnt_pulsos_SCL [2]),
	.cin(gnd),
	.combout(\I2C|U1|U1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Add0~1 .lut_mask = 16'h3FC0;
defparam \I2C|U1|U1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
fiftyfivenm_lcell_comb \I2C|U1|U1|cnt_pulsos_SCL[2]~1 (
// Equation(s):
// \I2C|U1|U1|cnt_pulsos_SCL[2]~1_combout  = (\I2C|U1|U1|cnt_pulsos_SCL~3_combout  & ((\I2C|U1|U1|Add0~1_combout ))) # (!\I2C|U1|U1|cnt_pulsos_SCL~3_combout  & (\I2C|U1|U1|cnt_pulsos_SCL [2]))

	.dataa(gnd),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL~3_combout ),
	.datac(\I2C|U1|U1|cnt_pulsos_SCL [2]),
	.datad(\I2C|U1|U1|Add0~1_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|cnt_pulsos_SCL[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|cnt_pulsos_SCL[2]~1 .lut_mask = 16'hFC30;
defparam \I2C|U1|U1|cnt_pulsos_SCL[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector10~0 (
// Equation(s):
// \I2C|U1|U1|Selector10~0_combout  = (!\I2C|U1|U1|estado.cargar_byte~q  & \I2C|U1|U1|cnt_pulsos_SCL [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2C|U1|U1|estado.cargar_byte~q ),
	.datad(\I2C|U1|U1|cnt_pulsos_SCL [2]),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector10~0 .lut_mask = 16'h0F00;
defparam \I2C|U1|U1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \I2C|U1|U1|cnt_pulsos_SCL[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|cnt_pulsos_SCL[2]~1_combout ),
	.asdata(\I2C|U1|U1|Selector10~0_combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\I2C|U1|U1|estado.tx_byte~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|cnt_pulsos_SCL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|cnt_pulsos_SCL[2] .is_wysiwyg = "true";
defparam \I2C|U1|U1|cnt_pulsos_SCL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
fiftyfivenm_lcell_comb \I2C|U1|U1|Add0~0 (
// Equation(s):
// \I2C|U1|U1|Add0~0_combout  = \I2C|U1|U1|cnt_pulsos_SCL [3] $ (((\I2C|U1|U1|cnt_pulsos_SCL [2] & (\I2C|U1|U1|cnt_pulsos_SCL [1] & \I2C|U1|U1|cnt_pulsos_SCL [0]))))

	.dataa(\I2C|U1|U1|cnt_pulsos_SCL [2]),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL [1]),
	.datac(\I2C|U1|U1|cnt_pulsos_SCL [0]),
	.datad(\I2C|U1|U1|cnt_pulsos_SCL [3]),
	.cin(gnd),
	.combout(\I2C|U1|U1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Add0~0 .lut_mask = 16'h7F80;
defparam \I2C|U1|U1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
fiftyfivenm_lcell_comb \I2C|U1|U1|cnt_pulsos_SCL[3]~0 (
// Equation(s):
// \I2C|U1|U1|cnt_pulsos_SCL[3]~0_combout  = (\I2C|U1|U1|cnt_pulsos_SCL~3_combout  & ((\I2C|U1|U1|Add0~0_combout ))) # (!\I2C|U1|U1|cnt_pulsos_SCL~3_combout  & (\I2C|U1|U1|cnt_pulsos_SCL [3]))

	.dataa(gnd),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL~3_combout ),
	.datac(\I2C|U1|U1|cnt_pulsos_SCL [3]),
	.datad(\I2C|U1|U1|Add0~0_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|cnt_pulsos_SCL[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|cnt_pulsos_SCL[3]~0 .lut_mask = 16'hFC30;
defparam \I2C|U1|U1|cnt_pulsos_SCL[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector9~0 (
// Equation(s):
// \I2C|U1|U1|Selector9~0_combout  = (\I2C|U1|U1|cnt_pulsos_SCL [3] & !\I2C|U1|U1|estado.cargar_byte~q )

	.dataa(gnd),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL [3]),
	.datac(\I2C|U1|U1|estado.cargar_byte~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector9~0 .lut_mask = 16'h0C0C;
defparam \I2C|U1|U1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \I2C|U1|U1|cnt_pulsos_SCL[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|cnt_pulsos_SCL[3]~0_combout ),
	.asdata(\I2C|U1|U1|Selector9~0_combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\I2C|U1|U1|estado.tx_byte~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|cnt_pulsos_SCL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|cnt_pulsos_SCL[3] .is_wysiwyg = "true";
defparam \I2C|U1|U1|cnt_pulsos_SCL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector5~2 (
// Equation(s):
// \I2C|U1|U1|Selector5~2_combout  = (!\I2C|U1|U1|cnt_pulsos_SCL [2] & (!\I2C|U1|U1|cnt_pulsos_SCL [1] & (!\I2C|U1|U1|cnt_pulsos_SCL [0] & \I2C|U1|U1|cnt_pulsos_SCL [3])))

	.dataa(\I2C|U1|U1|cnt_pulsos_SCL [2]),
	.datab(\I2C|U1|U1|cnt_pulsos_SCL [1]),
	.datac(\I2C|U1|U1|cnt_pulsos_SCL [0]),
	.datad(\I2C|U1|U1|cnt_pulsos_SCL [3]),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector5~2 .lut_mask = 16'h0100;
defparam \I2C|U1|U1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector3~0 (
// Equation(s):
// \I2C|U1|U1|Selector3~0_combout  = (\I2C|U1|U1|estado.ACK~q  & (((!\I2C|U1|U0|ena_in_SDA~combout )))) # (!\I2C|U1|U1|estado.ACK~q  & (\I2C|U1|U1|estado.tx_byte~q  & (\I2C|U1|U1|Selector5~2_combout )))

	.dataa(\I2C|U1|U1|estado.tx_byte~q ),
	.datab(\I2C|U1|U1|Selector5~2_combout ),
	.datac(\I2C|U1|U0|ena_in_SDA~combout ),
	.datad(\I2C|U1|U1|estado.ACK~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector3~0 .lut_mask = 16'h0F88;
defparam \I2C|U1|U1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector3~1 (
// Equation(s):
// \I2C|U1|U1|Selector3~1_combout  = (\I2C|U1|U1|Selector5~0_combout  & (\I2C|U1|U1|Selector3~0_combout  & ((!\I2C|U1|U1|estado.inhabilitar_SCL~q ) # (!\I2C|U1|U0|SCL_up~combout ))))

	.dataa(\I2C|U1|U1|Selector5~0_combout ),
	.datab(\I2C|U1|U1|Selector3~0_combout ),
	.datac(\I2C|U1|U0|SCL_up~combout ),
	.datad(\I2C|U1|U1|estado.inhabilitar_SCL~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector3~1 .lut_mask = 16'h0888;
defparam \I2C|U1|U1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \I2C|U1|U1|estado.ACK (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|estado.ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|estado.ACK .is_wysiwyg = "true";
defparam \I2C|U1|U1|estado.ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector4~5 (
// Equation(s):
// \I2C|U1|U1|Selector4~5_combout  = (\I2C|U1|U0|ena_in_SDA~combout  & (!\I2C|U1|U1|estado.ACK~q  & ((\I2C|U1|U1|estado.libre~q ) # (!\I2C|U0|ini~q )))) # (!\I2C|U1|U0|ena_in_SDA~combout  & ((\I2C|U1|U1|estado.libre~q ) # ((!\I2C|U0|ini~q ))))

	.dataa(\I2C|U1|U0|ena_in_SDA~combout ),
	.datab(\I2C|U1|U1|estado.libre~q ),
	.datac(\I2C|U0|ini~q ),
	.datad(\I2C|U1|U1|estado.ACK~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector4~5 .lut_mask = 16'h45CF;
defparam \I2C|U1|U1|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector4~4 (
// Equation(s):
// \I2C|U1|U1|Selector4~4_combout  = (\I2C|U1|U1|estado.inhabilitar_SCL~q  & ((\I2C|U1|U1|estado.tx_byte~q ) # ((\I2C|U1|U1|estado.stop~q ) # (!\I2C|U1|U0|SCL_up~combout ))))

	.dataa(\I2C|U1|U1|estado.tx_byte~q ),
	.datab(\I2C|U1|U1|estado.stop~q ),
	.datac(\I2C|U1|U0|SCL_up~combout ),
	.datad(\I2C|U1|U1|estado.inhabilitar_SCL~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector4~4 .lut_mask = 16'hEF00;
defparam \I2C|U1|U1|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector4~6 (
// Equation(s):
// \I2C|U1|U1|Selector4~6_combout  = (\I2C|U1|U1|Selector4~5_combout  & (\I2C|U1|U1|Selector4~4_combout  & ((!\I2C|U1|U1|estado.tx_byte~q ) # (!\I2C|U1|U1|Selector5~2_combout ))))

	.dataa(\I2C|U1|U1|Selector4~5_combout ),
	.datab(\I2C|U1|U1|Selector4~4_combout ),
	.datac(\I2C|U1|U1|Selector5~2_combout ),
	.datad(\I2C|U1|U1|estado.tx_byte~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector4~6 .lut_mask = 16'h0888;
defparam \I2C|U1|U1|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector4~7 (
// Equation(s):
// \I2C|U1|U1|Selector4~7_combout  = (\I2C|U1|U1|Selector4~6_combout ) # ((\I2C|U1|U0|ena_in_SDA~combout  & (\I2C|U1|U1|estado.ACK~q  & \I2C|U1|U1|Selector4~2_combout )))

	.dataa(\I2C|U1|U0|ena_in_SDA~combout ),
	.datab(\I2C|U1|U1|estado.ACK~q ),
	.datac(\I2C|U1|U1|Selector4~2_combout ),
	.datad(\I2C|U1|U1|Selector4~6_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector4~7 .lut_mask = 16'hFF80;
defparam \I2C|U1|U1|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \I2C|U1|U1|estado.inhabilitar_SCL (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|Selector4~7_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|estado.inhabilitar_SCL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|estado.inhabilitar_SCL .is_wysiwyg = "true";
defparam \I2C|U1|U1|estado.inhabilitar_SCL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
fiftyfivenm_lcell_comb \I2C|U1|U1|estado.stop~0 (
// Equation(s):
// \I2C|U1|U1|estado.stop~0_combout  = (\I2C|U1|U1|Selector5~0_combout  & ((\I2C|U1|U1|estado.stop~q ) # ((\I2C|U1|U0|SCL_up~combout  & \I2C|U1|U1|estado.inhabilitar_SCL~q ))))

	.dataa(\I2C|U1|U1|Selector5~0_combout ),
	.datab(\I2C|U1|U0|SCL_up~combout ),
	.datac(\I2C|U1|U1|estado.stop~q ),
	.datad(\I2C|U1|U1|estado.inhabilitar_SCL~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|estado.stop~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|estado.stop~0 .lut_mask = 16'hA8A0;
defparam \I2C|U1|U1|estado.stop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \I2C|U1|U1|estado.stop (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|estado.stop~0_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|estado.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|estado.stop .is_wysiwyg = "true";
defparam \I2C|U1|U1|estado.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector5~0 (
// Equation(s):
// \I2C|U1|U1|Selector5~0_combout  = ((\I2C|U1|U1|ena_SCL~0_combout ) # (!\I2C|U1|U1|estado.stop~q )) # (!\I2C|U1|U0|Equal3~2_combout )

	.dataa(gnd),
	.datab(\I2C|U1|U0|Equal3~2_combout ),
	.datac(\I2C|U1|U1|ena_SCL~0_combout ),
	.datad(\I2C|U1|U1|estado.stop~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector5~0 .lut_mask = 16'hF3FF;
defparam \I2C|U1|U1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
fiftyfivenm_lcell_comb \I2C|U1|U1|fin_tx~2 (
// Equation(s):
// \I2C|U1|U1|fin_tx~2_combout  = (\I2C|U1|U1|fin_tx~q  & ((\I2C|U1|U1|Selector5~0_combout ) # ((!\I2C|U1|U1|estado.libre~q )))) # (!\I2C|U1|U1|fin_tx~q  & (((\I2C|U0|ini~q  & !\I2C|U1|U1|estado.libre~q ))))

	.dataa(\I2C|U1|U1|Selector5~0_combout ),
	.datab(\I2C|U0|ini~q ),
	.datac(\I2C|U1|U1|fin_tx~q ),
	.datad(\I2C|U1|U1|estado.libre~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|fin_tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|fin_tx~2 .lut_mask = 16'hA0FC;
defparam \I2C|U1|U1|fin_tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \I2C|U1|U1|fin_tx (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|fin_tx~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|fin_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|fin_tx .is_wysiwyg = "true";
defparam \I2C|U1|U1|fin_tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
fiftyfivenm_lcell_comb \I2C|U0|status~2 (
// Equation(s):
// \I2C|U0|status~2_combout  = (\I2C|U0|ini_i~2_combout ) # ((\I2C|U0|status [0] & ((\I2C|U1|U1|fin_tx~q ) # (!\I2C|U0|fin_tx_i~q ))))

	.dataa(\I2C|U1|U1|fin_tx~q ),
	.datab(\I2C|U0|fin_tx_i~q ),
	.datac(\I2C|U0|status [0]),
	.datad(\I2C|U0|ini_i~2_combout ),
	.cin(gnd),
	.combout(\I2C|U0|status~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|status~2 .lut_mask = 16'hFFB0;
defparam \I2C|U0|status~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \I2C|U0|status[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|status~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|status[0] .is_wysiwyg = "true";
defparam \I2C|U0|status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
fiftyfivenm_lcell_comb \I2C|U0|we_reg_rd~0 (
// Equation(s):
// \I2C|U0|we_reg_rd~0_combout  = (!\I2C|U0|status [0] & (\THPROC|add [1] & (!\THPROC|add [0] & \THPROC|we~q )))

	.dataa(\I2C|U0|status [0]),
	.datab(\THPROC|add [1]),
	.datac(\THPROC|add [0]),
	.datad(\THPROC|we~q ),
	.cin(gnd),
	.combout(\I2C|U0|we_reg_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|we_reg_rd~0 .lut_mask = 16'h0400;
defparam \I2C|U0|we_reg_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \I2C|U0|reg_rd[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\THPROC|dato_w [0]),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C|U0|we_reg_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|reg_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|reg_rd[0] .is_wysiwyg = "true";
defparam \I2C|U0|reg_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
fiftyfivenm_lcell_comb \I2C|U0|ini_i~0 (
// Equation(s):
// \I2C|U0|ini_i~0_combout  = (\I2C|U0|reg_rd [0]) # ((\I2C|U0|reg_rd [7]) # (\I2C|U0|reg_rd [2]))

	.dataa(\I2C|U0|reg_rd [0]),
	.datab(gnd),
	.datac(\I2C|U0|reg_rd [7]),
	.datad(\I2C|U0|reg_rd [2]),
	.cin(gnd),
	.combout(\I2C|U0|ini_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ini_i~0 .lut_mask = 16'hFFFA;
defparam \I2C|U0|ini_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
fiftyfivenm_lcell_comb \I2C|U0|ini_i~1 (
// Equation(s):
// \I2C|U0|ini_i~1_combout  = (\I2C|U0|status [3] & (\I2C|U0|ini_i~0_combout  & (\I2C|U0|Equal4~2_combout  & \I2C|U0|fifo_wr|num_bytes [0]))) # (!\I2C|U0|status [3] & (((!\I2C|U0|Equal4~2_combout ))))

	.dataa(\I2C|U0|ini_i~0_combout ),
	.datab(\I2C|U0|status [3]),
	.datac(\I2C|U0|Equal4~2_combout ),
	.datad(\I2C|U0|fifo_wr|num_bytes [0]),
	.cin(gnd),
	.combout(\I2C|U0|ini_i~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ini_i~1 .lut_mask = 16'h8303;
defparam \I2C|U0|ini_i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
fiftyfivenm_lcell_comb \I2C|U0|ini_i~2 (
// Equation(s):
// \I2C|U0|ini_i~2_combout  = (\THPROC|dato_w [0] & (\I2C|U0|ini_i~1_combout  & \I2C|U0|we_reg_ctrl~0_combout ))

	.dataa(\THPROC|dato_w [0]),
	.datab(gnd),
	.datac(\I2C|U0|ini_i~1_combout ),
	.datad(\I2C|U0|we_reg_ctrl~0_combout ),
	.cin(gnd),
	.combout(\I2C|U0|ini_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U0|ini_i~2 .lut_mask = 16'hA000;
defparam \I2C|U0|ini_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \I2C|U0|ini (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U0|ini_i~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U0|ini~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U0|ini .is_wysiwyg = "true";
defparam \I2C|U0|ini .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector0~0 (
// Equation(s):
// \I2C|U1|U1|Selector0~0_combout  = (!\I2C|U0|ini~q  & (!\I2C|U1|U1|estado.libre~q  & ((!\I2C|U1|U0|SCL_up~combout ) # (!\I2C|U1|U1|estado.inhabilitar_SCL~q ))))

	.dataa(\I2C|U0|ini~q ),
	.datab(\I2C|U1|U1|estado.inhabilitar_SCL~q ),
	.datac(\I2C|U1|U0|SCL_up~combout ),
	.datad(\I2C|U1|U1|estado.libre~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector0~0 .lut_mask = 16'h0015;
defparam \I2C|U1|U1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector0~1 (
// Equation(s):
// \I2C|U1|U1|Selector0~1_combout  = (!\I2C|U1|U1|Selector0~0_combout  & (((\I2C|U1|U1|ena_SCL~0_combout ) # (!\I2C|U1|U1|estado.stop~q )) # (!\I2C|U1|U0|Equal3~2_combout )))

	.dataa(\I2C|U1|U0|Equal3~2_combout ),
	.datab(\I2C|U1|U1|Selector0~0_combout ),
	.datac(\I2C|U1|U1|ena_SCL~0_combout ),
	.datad(\I2C|U1|U1|estado.stop~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector0~1 .lut_mask = 16'h3133;
defparam \I2C|U1|U1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \I2C|U1|U1|estado.libre (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|estado.libre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|estado.libre .is_wysiwyg = "true";
defparam \I2C|U1|U1|estado.libre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector5~1 (
// Equation(s):
// \I2C|U1|U1|Selector5~1_combout  = (!\I2C|U1|U1|estado.libre~q  & \I2C|U0|ini~q )

	.dataa(\I2C|U1|U1|estado.libre~q ),
	.datab(gnd),
	.datac(\I2C|U0|ini~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector5~1 .lut_mask = 16'h5050;
defparam \I2C|U1|U1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector2~0 (
// Equation(s):
// \I2C|U1|U1|Selector2~0_combout  = (\I2C|U1|U1|estado.tx_byte~q  & (!\I2C|U1|U1|Selector5~2_combout  & ((\I2C|U1|U1|estado.cargar_byte~q ) # (!\I2C|U1|U1|Selector5~1_combout )))) # (!\I2C|U1|U1|estado.tx_byte~q  & (((\I2C|U1|U1|estado.cargar_byte~q ))))

	.dataa(\I2C|U1|U1|Selector5~1_combout ),
	.datab(\I2C|U1|U1|estado.cargar_byte~q ),
	.datac(\I2C|U1|U1|Selector5~2_combout ),
	.datad(\I2C|U1|U1|estado.tx_byte~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector2~0 .lut_mask = 16'h0DCC;
defparam \I2C|U1|U1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
fiftyfivenm_lcell_comb \I2C|U1|U1|Selector2~1 (
// Equation(s):
// \I2C|U1|U1|Selector2~1_combout  = (\I2C|U1|U1|Selector2~0_combout  & (\I2C|U1|U1|Selector5~0_combout  & ((!\I2C|U1|U1|estado.inhabilitar_SCL~q ) # (!\I2C|U1|U0|SCL_up~combout ))))

	.dataa(\I2C|U1|U1|Selector2~0_combout ),
	.datab(\I2C|U1|U0|SCL_up~combout ),
	.datac(\I2C|U1|U1|Selector5~0_combout ),
	.datad(\I2C|U1|U1|estado.inhabilitar_SCL~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|Selector2~1 .lut_mask = 16'h20A0;
defparam \I2C|U1|U1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \I2C|U1|U1|estado.tx_byte (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U1|estado.tx_byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U1|estado.tx_byte .is_wysiwyg = "true";
defparam \I2C|U1|U1|estado.tx_byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
fiftyfivenm_lcell_comb \I2C|U1|U1|ena_SCL~0 (
// Equation(s):
// \I2C|U1|U1|ena_SCL~0_combout  = (\I2C|U1|U1|estado.tx_byte~q ) # ((\I2C|U1|U1|estado.cargar_byte~q ) # ((\I2C|U1|U1|estado.ACK~q ) # (\I2C|U1|U1|estado.inhabilitar_SCL~q )))

	.dataa(\I2C|U1|U1|estado.tx_byte~q ),
	.datab(\I2C|U1|U1|estado.cargar_byte~q ),
	.datac(\I2C|U1|U1|estado.ACK~q ),
	.datad(\I2C|U1|U1|estado.inhabilitar_SCL~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|ena_SCL~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|ena_SCL~0 .lut_mask = 16'hFFFE;
defparam \I2C|U1|U1|ena_SCL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
fiftyfivenm_lcell_comb \I2C|U1|U0|Equal4~2 (
// Equation(s):
// \I2C|U1|U0|Equal4~2_combout  = (\I2C|U1|U0|Equal4~0_combout  & (!\I2C|U1|U0|cnt_SCL [7] & \I2C|U1|U0|Equal4~1_combout ))

	.dataa(\I2C|U1|U0|Equal4~0_combout ),
	.datab(\I2C|U1|U0|cnt_SCL [7]),
	.datac(gnd),
	.datad(\I2C|U1|U0|Equal4~1_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U0|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|Equal4~2 .lut_mask = 16'h2200;
defparam \I2C|U1|U0|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL~11 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL~11_combout  = (\I2C|U1|U1|ena_SCL~0_combout  & (((\I2C|U1|U0|cnt_SCL~10_combout )))) # (!\I2C|U1|U1|ena_SCL~0_combout  & ((\I2C|U1|U0|Equal3~2_combout ) # ((\I2C|U1|U0|Equal4~2_combout ))))

	.dataa(\I2C|U1|U0|Equal3~2_combout ),
	.datab(\I2C|U1|U0|cnt_SCL~10_combout ),
	.datac(\I2C|U1|U1|ena_SCL~0_combout ),
	.datad(\I2C|U1|U0|Equal4~2_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U0|cnt_SCL~11_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL~11 .lut_mask = 16'hCFCA;
defparam \I2C|U1|U0|cnt_SCL~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N15
dffeas \I2C|U1|U0|cnt_SCL[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|cnt_SCL[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U1|U0|cnt_SCL~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|cnt_SCL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[0] .is_wysiwyg = "true";
defparam \I2C|U1|U0|cnt_SCL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
fiftyfivenm_lcell_comb \I2C|U1|U0|cnt_SCL[1]~12 (
// Equation(s):
// \I2C|U1|U0|cnt_SCL[1]~12_combout  = (\I2C|U1|U0|cnt_SCL [1] & (!\I2C|U1|U0|cnt_SCL[0]~9 )) # (!\I2C|U1|U0|cnt_SCL [1] & ((\I2C|U1|U0|cnt_SCL[0]~9 ) # (GND)))
// \I2C|U1|U0|cnt_SCL[1]~13  = CARRY((!\I2C|U1|U0|cnt_SCL[0]~9 ) # (!\I2C|U1|U0|cnt_SCL [1]))

	.dataa(gnd),
	.datab(\I2C|U1|U0|cnt_SCL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|U1|U0|cnt_SCL[0]~9 ),
	.combout(\I2C|U1|U0|cnt_SCL[1]~12_combout ),
	.cout(\I2C|U1|U0|cnt_SCL[1]~13 ));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[1]~12 .lut_mask = 16'h3C3F;
defparam \I2C|U1|U0|cnt_SCL[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \I2C|U1|U0|cnt_SCL[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|cnt_SCL[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U1|U0|cnt_SCL~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|cnt_SCL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[1] .is_wysiwyg = "true";
defparam \I2C|U1|U0|cnt_SCL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \I2C|U1|U0|cnt_SCL[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|cnt_SCL[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C|U1|U0|cnt_SCL~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|cnt_SCL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|cnt_SCL[2] .is_wysiwyg = "true";
defparam \I2C|U1|U0|cnt_SCL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
fiftyfivenm_lcell_comb \I2C|U1|U0|ena_out_SDA~0 (
// Equation(s):
// \I2C|U1|U0|ena_out_SDA~0_combout  = (!\I2C|U1|U0|cnt_SCL [6] & (\I2C|U1|U0|cnt_SCL [0] & (\I2C|U1|U0|cnt_SCL [4] & \I2C|U1|U0|cnt_SCL [1])))

	.dataa(\I2C|U1|U0|cnt_SCL [6]),
	.datab(\I2C|U1|U0|cnt_SCL [0]),
	.datac(\I2C|U1|U0|cnt_SCL [4]),
	.datad(\I2C|U1|U0|cnt_SCL [1]),
	.cin(gnd),
	.combout(\I2C|U1|U0|ena_out_SDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|ena_out_SDA~0 .lut_mask = 16'h4000;
defparam \I2C|U1|U0|ena_out_SDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
fiftyfivenm_lcell_comb \I2C|U1|U0|ena_out_SDA~1 (
// Equation(s):
// \I2C|U1|U0|ena_out_SDA~1_combout  = (\I2C|U1|U0|cnt_SCL [7] & (!\I2C|U1|U0|cnt_SCL [3] & !\I2C|U1|U0|cnt_SCL [5]))

	.dataa(gnd),
	.datab(\I2C|U1|U0|cnt_SCL [7]),
	.datac(\I2C|U1|U0|cnt_SCL [3]),
	.datad(\I2C|U1|U0|cnt_SCL [5]),
	.cin(gnd),
	.combout(\I2C|U1|U0|ena_out_SDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|ena_out_SDA~1 .lut_mask = 16'h000C;
defparam \I2C|U1|U0|ena_out_SDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
fiftyfivenm_lcell_comb \I2C|U1|U0|ena_out_SDA (
// Equation(s):
// \I2C|U1|U0|ena_out_SDA~combout  = LCELL((\I2C|U1|U0|cnt_SCL [2] & (\I2C|U1|U1|ena_SCL~0_combout  & (\I2C|U1|U0|ena_out_SDA~0_combout  & \I2C|U1|U0|ena_out_SDA~1_combout ))))

	.dataa(\I2C|U1|U0|cnt_SCL [2]),
	.datab(\I2C|U1|U1|ena_SCL~0_combout ),
	.datac(\I2C|U1|U0|ena_out_SDA~0_combout ),
	.datad(\I2C|U1|U0|ena_out_SDA~1_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U0|ena_out_SDA~combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|ena_out_SDA .lut_mask = 16'h8000;
defparam \I2C|U1|U0|ena_out_SDA .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
fiftyfivenm_lcell_comb \I2C|U1|U1|reset_SDA~1 (
// Equation(s):
// \I2C|U1|U1|reset_SDA~1_combout  = (\I2C|U1|U1|estado.libre~q  & (\I2C|U1|U0|ena_out_SDA~combout  & (\I2C|U1|U1|estado.inhabilitar_SCL~q ))) # (!\I2C|U1|U1|estado.libre~q  & (((\I2C|U0|ini~q ))))

	.dataa(\I2C|U1|U0|ena_out_SDA~combout ),
	.datab(\I2C|U1|U1|estado.inhabilitar_SCL~q ),
	.datac(\I2C|U0|ini~q ),
	.datad(\I2C|U1|U1|estado.libre~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|reset_SDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|reset_SDA~1 .lut_mask = 16'h88F0;
defparam \I2C|U1|U1|reset_SDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
fiftyfivenm_lcell_comb \I2C|U1|U1|reset_SDA~0 (
// Equation(s):
// \I2C|U1|U1|reset_SDA~0_combout  = (\I2C|U1|U0|ena_out_SDA~combout  & (\I2C|U1|U1|estado.libre~q  & (\I2C|U1|U1|estado.ACK~q  & \I2C|U1|U1|nWR~q )))

	.dataa(\I2C|U1|U0|ena_out_SDA~combout ),
	.datab(\I2C|U1|U1|estado.libre~q ),
	.datac(\I2C|U1|U1|estado.ACK~q ),
	.datad(\I2C|U1|U1|nWR~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|reset_SDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|reset_SDA~0 .lut_mask = 16'h8000;
defparam \I2C|U1|U1|reset_SDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
fiftyfivenm_lcell_comb \I2C|U1|U1|preset_SDA~0 (
// Equation(s):
// \I2C|U1|U1|preset_SDA~0_combout  = (\I2C|U1|U0|Equal3~1_combout  & (!\I2C|U1|U0|cnt_SCL [5] & (!\I2C|U1|U0|cnt_SCL [7] & \I2C|U1|U1|estado.stop~q )))

	.dataa(\I2C|U1|U0|Equal3~1_combout ),
	.datab(\I2C|U1|U0|cnt_SCL [5]),
	.datac(\I2C|U1|U0|cnt_SCL [7]),
	.datad(\I2C|U1|U1|estado.stop~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|preset_SDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|preset_SDA~0 .lut_mask = 16'h0200;
defparam \I2C|U1|U1|preset_SDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA[0]~4 (
// Equation(s):
// \I2C|U1|U2|reg_SDA[0]~4_combout  = (!\I2C|U1|U1|preset_SDA~0_combout  & (!\I2C|U1|U1|reset_SDA~1_combout  & ((!\I2C|U0|ena_byte~9_combout ) # (!\I2C|U1|U1|reset_SDA~0_combout ))))

	.dataa(\I2C|U1|U1|preset_SDA~0_combout ),
	.datab(\I2C|U1|U1|reset_SDA~0_combout ),
	.datac(\I2C|U0|ena_byte~9_combout ),
	.datad(\I2C|U1|U1|reset_SDA~1_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[0]~4 .lut_mask = 16'h0015;
defparam \I2C|U1|U2|reg_SDA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
fiftyfivenm_lcell_comb \I2C|U1|U1|ena_SCL~1 (
// Equation(s):
// \I2C|U1|U1|ena_SCL~1_combout  = (!\I2C|U1|U1|estado.tx_byte~q  & !\I2C|U1|U1|estado.ACK~q )

	.dataa(gnd),
	.datab(\I2C|U1|U1|estado.tx_byte~q ),
	.datac(gnd),
	.datad(\I2C|U1|U1|estado.ACK~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|ena_SCL~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|ena_SCL~1 .lut_mask = 16'h0033;
defparam \I2C|U1|U1|ena_SCL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
fiftyfivenm_lcell_comb \I2C|U1|U1|carga_reg_out_SDA~0 (
// Equation(s):
// \I2C|U1|U1|carga_reg_out_SDA~0_combout  = (\I2C|U1|U1|nWR~q ) # (!\I2C|U1|U1|estado.cargar_byte~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2C|U1|U1|nWR~q ),
	.datad(\I2C|U1|U1|estado.cargar_byte~q ),
	.cin(gnd),
	.combout(\I2C|U1|U1|carga_reg_out_SDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U1|carga_reg_out_SDA~0 .lut_mask = 16'hF0FF;
defparam \I2C|U1|U1|carga_reg_out_SDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA[0]~12 (
// Equation(s):
// \I2C|U1|U2|reg_SDA[0]~12_combout  = (\I2C|U1|U1|carga_reg_out_SDA~0_combout  & (((!\I2C|U1|U1|ena_SCL~1_combout  & \I2C|U1|U0|ena_out_SDA~combout )))) # (!\I2C|U1|U1|carga_reg_out_SDA~0_combout  & 
// (\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [0]),
	.datab(\I2C|U1|U1|ena_SCL~1_combout ),
	.datac(\I2C|U1|U0|ena_out_SDA~combout ),
	.datad(\I2C|U1|U1|carga_reg_out_SDA~0_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[0]~12 .lut_mask = 16'h30AA;
defparam \I2C|U1|U2|reg_SDA[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA[0]~13 (
// Equation(s):
// \I2C|U1|U2|reg_SDA[0]~13_combout  = (\I2C|U1|U2|reg_SDA[0]~4_combout  & (!\I2C|U1|U2|reg_SDA[0]~12_combout  & ((\I2C|U1|U2|reg_SDA [0]) # (!\I2C|U1|U1|carga_reg_out_SDA~0_combout )))) # (!\I2C|U1|U2|reg_SDA[0]~4_combout  & (((\I2C|U1|U2|reg_SDA [0]))))

	.dataa(\I2C|U1|U2|reg_SDA[0]~4_combout ),
	.datab(\I2C|U1|U2|reg_SDA[0]~12_combout ),
	.datac(\I2C|U1|U2|reg_SDA [0]),
	.datad(\I2C|U1|U1|carga_reg_out_SDA~0_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[0]~13 .lut_mask = 16'h7072;
defparam \I2C|U1|U2|reg_SDA[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \I2C|U1|U2|reg_SDA[0] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA[0]~13_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[0] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~11 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~11_combout  = (\I2C|U1|U1|estado.cargar_byte~q  & ((\I2C|U1|U1|nWR~q  & (\I2C|U1|U2|reg_SDA [0])) # (!\I2C|U1|U1|nWR~q  & ((!\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [1]))))) # (!\I2C|U1|U1|estado.cargar_byte~q  & 
// (\I2C|U1|U2|reg_SDA [0]))

	.dataa(\I2C|U1|U1|estado.cargar_byte~q ),
	.datab(\I2C|U1|U2|reg_SDA [0]),
	.datac(\I2C|U1|U1|nWR~q ),
	.datad(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~11_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~11 .lut_mask = 16'hC4CE;
defparam \I2C|U1|U2|reg_SDA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA[7]~5 (
// Equation(s):
// \I2C|U1|U2|reg_SDA[7]~5_combout  = (\I2C|U1|U2|reg_SDA[0]~4_combout  & (((\I2C|U1|U0|ena_out_SDA~combout  & !\I2C|U1|U1|ena_SCL~1_combout )) # (!\I2C|U1|U1|carga_reg_out_SDA~0_combout )))

	.dataa(\I2C|U1|U0|ena_out_SDA~combout ),
	.datab(\I2C|U1|U1|carga_reg_out_SDA~0_combout ),
	.datac(\I2C|U1|U2|reg_SDA[0]~4_combout ),
	.datad(\I2C|U1|U1|ena_SCL~1_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[7]~5 .lut_mask = 16'h30B0;
defparam \I2C|U1|U2|reg_SDA[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \I2C|U1|U2|reg_SDA[1] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA~11_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C|U1|U2|reg_SDA[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[1] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~10 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~10_combout  = (\I2C|U1|U1|estado.cargar_byte~q  & ((\I2C|U1|U1|nWR~q  & (\I2C|U1|U2|reg_SDA [1])) # (!\I2C|U1|U1|nWR~q  & ((!\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [2]))))) # (!\I2C|U1|U1|estado.cargar_byte~q  & 
// (\I2C|U1|U2|reg_SDA [1]))

	.dataa(\I2C|U1|U1|estado.cargar_byte~q ),
	.datab(\I2C|U1|U2|reg_SDA [1]),
	.datac(\I2C|U1|U1|nWR~q ),
	.datad(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~10 .lut_mask = 16'hC4CE;
defparam \I2C|U1|U2|reg_SDA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \I2C|U1|U2|reg_SDA[2] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA~10_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C|U1|U2|reg_SDA[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[2] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~9 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~9_combout  = (\I2C|U1|U1|estado.cargar_byte~q  & ((\I2C|U1|U1|nWR~q  & (\I2C|U1|U2|reg_SDA [2])) # (!\I2C|U1|U1|nWR~q  & ((!\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [3]))))) # (!\I2C|U1|U1|estado.cargar_byte~q  & 
// (\I2C|U1|U2|reg_SDA [2]))

	.dataa(\I2C|U1|U1|estado.cargar_byte~q ),
	.datab(\I2C|U1|U2|reg_SDA [2]),
	.datac(\I2C|U1|U1|nWR~q ),
	.datad(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~9 .lut_mask = 16'hC4CE;
defparam \I2C|U1|U2|reg_SDA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \I2C|U1|U2|reg_SDA[3] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA~9_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C|U1|U2|reg_SDA[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[3] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~8 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~8_combout  = (\I2C|U1|U1|estado.cargar_byte~q  & ((\I2C|U1|U1|nWR~q  & (\I2C|U1|U2|reg_SDA [3])) # (!\I2C|U1|U1|nWR~q  & ((!\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [4]))))) # (!\I2C|U1|U1|estado.cargar_byte~q  & 
// (((\I2C|U1|U2|reg_SDA [3]))))

	.dataa(\I2C|U1|U1|estado.cargar_byte~q ),
	.datab(\I2C|U1|U1|nWR~q ),
	.datac(\I2C|U1|U2|reg_SDA [3]),
	.datad(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~8 .lut_mask = 16'hD0F2;
defparam \I2C|U1|U2|reg_SDA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \I2C|U1|U2|reg_SDA[4] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA~8_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C|U1|U2|reg_SDA[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[4] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~7 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~7_combout  = (\I2C|U1|U1|estado.cargar_byte~q  & ((\I2C|U1|U1|nWR~q  & (\I2C|U1|U2|reg_SDA [4])) # (!\I2C|U1|U1|nWR~q  & ((!\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [5]))))) # (!\I2C|U1|U1|estado.cargar_byte~q  & 
// (\I2C|U1|U2|reg_SDA [4]))

	.dataa(\I2C|U1|U1|estado.cargar_byte~q ),
	.datab(\I2C|U1|U2|reg_SDA [4]),
	.datac(\I2C|U1|U1|nWR~q ),
	.datad(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~7 .lut_mask = 16'hC4CE;
defparam \I2C|U1|U2|reg_SDA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \I2C|U1|U2|reg_SDA[5] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA~7_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C|U1|U2|reg_SDA[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[5] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~6 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~6_combout  = (\I2C|U1|U1|nWR~q  & (\I2C|U1|U2|reg_SDA [5])) # (!\I2C|U1|U1|nWR~q  & ((\I2C|U1|U1|estado.cargar_byte~q  & ((!\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [6]))) # (!\I2C|U1|U1|estado.cargar_byte~q  & 
// (\I2C|U1|U2|reg_SDA [5]))))

	.dataa(\I2C|U1|U2|reg_SDA [5]),
	.datab(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [6]),
	.datac(\I2C|U1|U1|nWR~q ),
	.datad(\I2C|U1|U1|estado.cargar_byte~q ),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~6 .lut_mask = 16'hA3AA;
defparam \I2C|U1|U2|reg_SDA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \I2C|U1|U2|reg_SDA[6] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA~6_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C|U1|U2|reg_SDA[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[6] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~3 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~3_combout  = (\I2C|U1|U1|estado.cargar_byte~q  & ((\I2C|U1|U1|nWR~q  & (\I2C|U1|U2|reg_SDA [6])) # (!\I2C|U1|U1|nWR~q  & ((!\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [7]))))) # (!\I2C|U1|U1|estado.cargar_byte~q  & 
// (\I2C|U1|U2|reg_SDA [6]))

	.dataa(\I2C|U1|U1|estado.cargar_byte~q ),
	.datab(\I2C|U1|U2|reg_SDA [6]),
	.datac(\I2C|U1|U1|nWR~q ),
	.datad(\I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~3 .lut_mask = 16'hC4CE;
defparam \I2C|U1|U2|reg_SDA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \I2C|U1|U2|reg_SDA[7] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA~3_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C|U1|U2|reg_SDA[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[7] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~0 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~0_combout  = (\I2C|U1|U1|carga_reg_out_SDA~0_combout  & (\I2C|U1|U0|ena_out_SDA~combout  & ((\I2C|U1|U1|estado.ACK~q ) # (\I2C|U1|U1|estado.tx_byte~q ))))

	.dataa(\I2C|U1|U1|carga_reg_out_SDA~0_combout ),
	.datab(\I2C|U1|U1|estado.ACK~q ),
	.datac(\I2C|U1|U0|ena_out_SDA~combout ),
	.datad(\I2C|U1|U1|estado.tx_byte~q ),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~0 .lut_mask = 16'hA080;
defparam \I2C|U1|U2|reg_SDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~1 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~1_combout  = (\I2C|U1|U1|preset_SDA~0_combout ) # ((\I2C|U1|U2|reg_SDA~0_combout  & ((!\I2C|U1|U2|reg_SDA [7]))) # (!\I2C|U1|U2|reg_SDA~0_combout  & (!\I2C|U1|U2|reg_SDA [8])))

	.dataa(\I2C|U1|U1|preset_SDA~0_combout ),
	.datab(\I2C|U1|U2|reg_SDA [8]),
	.datac(\I2C|U1|U2|reg_SDA [7]),
	.datad(\I2C|U1|U2|reg_SDA~0_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~1 .lut_mask = 16'hAFBB;
defparam \I2C|U1|U2|reg_SDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
fiftyfivenm_lcell_comb \I2C|U1|U2|reg_SDA~2 (
// Equation(s):
// \I2C|U1|U2|reg_SDA~2_combout  = (\I2C|U1|U1|reset_SDA~1_combout ) # (((\I2C|U1|U1|reset_SDA~0_combout  & \I2C|U0|ena_byte~9_combout )) # (!\I2C|U1|U2|reg_SDA~1_combout ))

	.dataa(\I2C|U1|U1|reset_SDA~1_combout ),
	.datab(\I2C|U1|U1|reset_SDA~0_combout ),
	.datac(\I2C|U0|ena_byte~9_combout ),
	.datad(\I2C|U1|U2|reg_SDA~1_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U2|reg_SDA~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA~2 .lut_mask = 16'hEAFF;
defparam \I2C|U1|U2|reg_SDA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \I2C|U1|U2|reg_SDA[8] (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U2|reg_SDA~2_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U2|reg_SDA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U2|reg_SDA[8] .is_wysiwyg = "true";
defparam \I2C|U1|U2|reg_SDA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
fiftyfivenm_lcell_comb \I2C|U1|U0|n_ctrl_SCL~0 (
// Equation(s):
// \I2C|U1|U0|n_ctrl_SCL~0_combout  = (!\I2C|U1|U0|cnt_SCL [7] & (((\I2C|U1|U0|LessThan0~0_combout  & !\I2C|U1|U0|cnt_SCL [5])) # (!\I2C|U1|U0|cnt_SCL [6])))

	.dataa(\I2C|U1|U0|LessThan0~0_combout ),
	.datab(\I2C|U1|U0|cnt_SCL [7]),
	.datac(\I2C|U1|U0|cnt_SCL [6]),
	.datad(\I2C|U1|U0|cnt_SCL [5]),
	.cin(gnd),
	.combout(\I2C|U1|U0|n_ctrl_SCL~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|n_ctrl_SCL~0 .lut_mask = 16'h0323;
defparam \I2C|U1|U0|n_ctrl_SCL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
fiftyfivenm_lcell_comb \I2C|U1|U0|n_ctrl_SCL~1 (
// Equation(s):
// \I2C|U1|U0|n_ctrl_SCL~1_combout  = (!\I2C|U1|U0|Equal3~2_combout  & (!\I2C|U1|U0|n_ctrl_SCL~0_combout  & \I2C|U1|U1|ena_SCL~0_combout ))

	.dataa(gnd),
	.datab(\I2C|U1|U0|Equal3~2_combout ),
	.datac(\I2C|U1|U0|n_ctrl_SCL~0_combout ),
	.datad(\I2C|U1|U1|ena_SCL~0_combout ),
	.cin(gnd),
	.combout(\I2C|U1|U0|n_ctrl_SCL~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|U1|U0|n_ctrl_SCL~1 .lut_mask = 16'h0300;
defparam \I2C|U1|U0|n_ctrl_SCL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \I2C|U1|U0|n_ctrl_SCL_reg (
	.clk(\sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\I2C|U1|U0|n_ctrl_SCL~1_combout ),
	.asdata(vcc),
	.clrn(\nRst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|U1|U0|n_ctrl_SCL_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|U1|U0|n_ctrl_SCL_reg .is_wysiwyg = "true";
defparam \I2C|U1|U0|n_ctrl_SCL_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y21_N15
fiftyfivenm_io_ibuf \SCL~input (
	.i(SCL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SCL~input_o ));
// synopsys translate_off
defparam \SCL~input .bus_hold = "false";
defparam \SCL~input .listen_to_nsleep_signal = "false";
defparam \SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

endmodule
