{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 14:22:03 2018 " "Info: Processing started: Sat Dec 08 14:22:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "read_encoder EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"read_encoder\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_20M Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK_20M\" to use Global clock in PIN 12" {  } { { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/read_encoder.bdf" { { 48 816 984 64 "CLK_20M" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "PULSE_WR1 Global clock " "Info: Automatically promoted some destinations of signal \"PULSE_WR1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dda_module:inst1\|dda:inst\|dir~0 " "Info: Destination \"dda_module:inst1\|dda:inst\|dir~0\" may be non-global or may not use global clock" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/DDA.V" 8 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/read_encoder.bdf" { { 0 816 984 16 "PULSE_WR1" "" } { -8 984 1060 8 "PULSE_WR1" "" } { -48 1152 1240 -32 "PULSE_WR1" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "PULSE_WR1 " "Info: Pin \"PULSE_WR1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "f:/study/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/study/programs/quartus/quartus/bin/pin_planner.ppl" { PULSE_WR1 } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_WR1" } } } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/read_encoder.bdf" { { 0 816 984 16 "PULSE_WR1" "" } { -8 984 1060 8 "PULSE_WR1" "" } { -48 1152 1240 -32 "PULSE_WR1" "" } } } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/" 0 { } { { 0 { 0 ""} 0 1264 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "enc_module:inst12\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"enc_module:inst12\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "enc_module:inst12\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"enc_module:inst12\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "enc_module:inst7\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"enc_module:inst7\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "enc_module:inst7\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"enc_module:inst7\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Info: Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 0 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Info: Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.217 ns register pin " "Info: Estimated most critical path is register to pin delay of 10.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enc_module:inst12\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[15\] 1 REG LAB_X12_Y3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y3; Fanout = 2; REG Node = 'enc_module:inst12\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[15\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { enc_module:inst12|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.031 ns) + CELL(0.740 ns) 3.771 ns enc_module:inst12\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[15\]~0 2 COMB LAB_X6_Y7 1 " "Info: 2: + IC(3.031 ns) + CELL(0.740 ns) = 3.771 ns; Loc. = LAB_X6_Y7; Fanout = 1; COMB Node = 'enc_module:inst12\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[15\]~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.771 ns" { enc_module:inst12|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[15] enc_module:inst12|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 4.954 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[15\]~17 3 COMB LAB_X6_Y7 1 " "Info: 3: + IC(0.983 ns) + CELL(0.200 ns) = 4.954 ns; Loc. = LAB_X6_Y7; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[15\]~17'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { enc_module:inst12|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~0 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(2.322 ns) 10.217 ns DATA\[15\] 4 PIN PIN_77 0 " "Info: 4: + IC(2.941 ns) + CELL(2.322 ns) = 10.217 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'DATA\[15\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~17 DATA[15] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { 40 632 700 56 "DATA\[15..0\]" "" } { -32 1824 1892 -16 "DATA\[15..0\]" "" } { 184 1824 1892 200 "DATA\[15..0\]" "" } { 400 1824 1892 416 "DATA\[15..0\]" "" } { -32 1152 1240 -16 "DATA\[15..0\]" "" } { 200 752 856 216 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 31.93 % ) " "Info: Total cell delay = 3.262 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.955 ns ( 68.07 % ) " "Info: Total interconnect delay = 6.955 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.217 ns" { enc_module:inst12|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[15] enc_module:inst12|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~0 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~17 DATA[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Info: Average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Info: Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Info: Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "dda_module:inst1\|dda:inst35\|Add2~20 " "Info: Signal \"dda_module:inst1\|dda:inst35\|Add2~20\"" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dda_module:inst1|dda:inst35|Add2~20 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|dda:inst35\|Add2~20" } } } } { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/DDA.V" 50 -1 0 } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Failed to route the following %1!d! signal(s)" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Info: Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Local interconnect (X2_Y5, I2) " "Info: Routing resource LAB Local interconnect (X2_Y5, I2)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/" "ROUTE" } }  } 0 0 "Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.217 ns register pin " "Info: Estimated most critical path is register to pin delay of 10.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enc_module:inst12\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[15\] 1 REG LAB_X12_Y3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y3; Fanout = 2; REG Node = 'enc_module:inst12\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[15\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { enc_module:inst12|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.031 ns) + CELL(0.740 ns) 3.771 ns enc_module:inst12\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[15\]~0 2 COMB LAB_X6_Y7 1 " "Info: 2: + IC(3.031 ns) + CELL(0.740 ns) = 3.771 ns; Loc. = LAB_X6_Y7; Fanout = 1; COMB Node = 'enc_module:inst12\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[15\]~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.771 ns" { enc_module:inst12|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[15] enc_module:inst12|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 4.954 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[15\]~17 3 COMB LAB_X6_Y7 1 " "Info: 3: + IC(0.983 ns) + CELL(0.200 ns) = 4.954 ns; Loc. = LAB_X6_Y7; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[15\]~17'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { enc_module:inst12|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~0 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(2.322 ns) 10.217 ns DATA\[15\] 4 PIN PIN_77 0 " "Info: 4: + IC(2.941 ns) + CELL(2.322 ns) = 10.217 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'DATA\[15\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~17 DATA[15] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { 40 632 700 56 "DATA\[15..0\]" "" } { -32 1824 1892 -16 "DATA\[15..0\]" "" } { 184 1824 1892 200 "DATA\[15..0\]" "" } { 400 1824 1892 416 "DATA\[15..0\]" "" } { -32 1152 1240 -16 "DATA\[15..0\]" "" } { 200 752 856 216 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 31.93 % ) " "Info: Total cell delay = 3.262 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.955 ns ( 68.07 % ) " "Info: Total interconnect delay = 6.955 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.217 ns" { enc_module:inst12|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[15] enc_module:inst12|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~0 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[15]~17 DATA[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "35 " "Info: Average interconnect usage is 35% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 35% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 14:22:08 2018 " "Info: Processing ended: Sat Dec 08 14:22:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
