{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620878460337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620878460337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 21:01:00 2021 " "Processing started: Wed May 12 21:01:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620878460337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878460337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp_adder -c fp_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp_adder -c fp_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878460337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620878460677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620878460677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fp_adder.v(398) " "Verilog HDL Declaration information at fp_adder.v(398): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 398 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620878469144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fp_adder.v(399) " "Verilog HDL Declaration information at fp_adder.v(399): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 399 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620878469144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 fp_adder.v(400) " "Verilog HDL Declaration information at fp_adder.v(400): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 400 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620878469144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 fp_adder.v(401) " "Verilog HDL Declaration information at fp_adder.v(401): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 401 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620878469144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 fp_adder.v(402) " "Verilog HDL Declaration information at fp_adder.v(402): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 402 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620878469144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 fp_adder.v(403) " "Verilog HDL Declaration information at fp_adder.v(403): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 403 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620878469144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_adder.v 3 3 " "Found 3 design units, including 3 entities, in source file fp_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_adder " "Found entity 1: fp_adder" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620878469144 ""} { "Info" "ISGN_ENTITY_NAME" "2 referenceKeypad " "Found entity 2: referenceKeypad" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620878469144 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_dividertest " "Found entity 3: clock_dividertest" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620878469144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk fp_adder.v(52) " "Verilog HDL Implicit Net warning at fp_adder.v(52): created implicit net for \"clk\"" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620878469144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp_adder " "Elaborating entity \"fp_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_under fp_adder.v(17) " "Verilog HDL or VHDL warning at fp_adder.v(17): object \"f_under\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum1 fp_adder.v(28) " "Verilog HDL or VHDL warning at fp_adder.v(28): object \"sum1\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign fp_adder.v(39) " "Verilog HDL or VHDL warning at fp_adder.v(39): object \"sign\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pushout_11 fp_adder.v(45) " "Verilog HDL or VHDL warning at fp_adder.v(45): object \"pushout_11\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fp_adder.v(77) " "Verilog HDL assignment warning at fp_adder.v(77): truncated value with size 32 to match size of target (2)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fp_adder.v(88) " "Verilog HDL assignment warning at fp_adder.v(88): truncated value with size 32 to match size of target (2)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fp_adder.v(106) " "Verilog HDL assignment warning at fp_adder.v(106): truncated value with size 32 to match size of target (2)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fp_adder.v(121) " "Verilog HDL assignment warning at fp_adder.v(121): truncated value with size 32 to match size of target (2)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fp_adder.v(204) " "Verilog HDL assignment warning at fp_adder.v(204): truncated value with size 32 to match size of target (15)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fp_adder.v(205) " "Verilog HDL assignment warning at fp_adder.v(205): truncated value with size 32 to match size of target (15)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fp_adder.v(213) " "Verilog HDL assignment warning at fp_adder.v(213): truncated value with size 32 to match size of target (15)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fp_adder.v(228) " "Verilog HDL assignment warning at fp_adder.v(228): truncated value with size 32 to match size of target (5)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp fp_adder.v(182) " "Verilog HDL Always Construct warning at fp_adder.v(182): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frac_1 fp_adder.v(182) " "Verilog HDL Always Construct warning at fp_adder.v(182): inferring latch(es) for variable \"frac_1\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frac_2 fp_adder.v(182) " "Verilog HDL Always Construct warning at fp_adder.v(182): inferring latch(es) for variable \"frac_2\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "under fp_adder.v(182) " "Verilog HDL Always Construct warning at fp_adder.v(182): inferring latch(es) for variable \"under\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_1 fp_adder.v(182) " "Verilog HDL Always Construct warning at fp_adder.v(182): inferring latch(es) for variable \"n_1\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[0\] fp_adder.v(239) " "Inferred latch for \"n_1\[0\]\" at fp_adder.v(239)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[1\] fp_adder.v(239) " "Inferred latch for \"n_1\[1\]\" at fp_adder.v(239)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[2\] fp_adder.v(239) " "Inferred latch for \"n_1\[2\]\" at fp_adder.v(239)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[3\] fp_adder.v(239) " "Inferred latch for \"n_1\[3\]\" at fp_adder.v(239)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_1\[4\] fp_adder.v(239) " "Inferred latch for \"n_1\[4\]\" at fp_adder.v(239)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "under fp_adder.v(239) " "Inferred latch for \"under\" at fp_adder.v(239)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[0\] fp_adder.v(182) " "Inferred latch for \"frac_2\[0\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[1\] fp_adder.v(182) " "Inferred latch for \"frac_2\[1\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[2\] fp_adder.v(182) " "Inferred latch for \"frac_2\[2\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[3\] fp_adder.v(182) " "Inferred latch for \"frac_2\[3\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[4\] fp_adder.v(182) " "Inferred latch for \"frac_2\[4\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[5\] fp_adder.v(182) " "Inferred latch for \"frac_2\[5\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[6\] fp_adder.v(182) " "Inferred latch for \"frac_2\[6\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[7\] fp_adder.v(182) " "Inferred latch for \"frac_2\[7\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[8\] fp_adder.v(182) " "Inferred latch for \"frac_2\[8\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[9\] fp_adder.v(182) " "Inferred latch for \"frac_2\[9\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[10\] fp_adder.v(182) " "Inferred latch for \"frac_2\[10\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[11\] fp_adder.v(182) " "Inferred latch for \"frac_2\[11\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_2\[12\] fp_adder.v(182) " "Inferred latch for \"frac_2\[12\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[0\] fp_adder.v(182) " "Inferred latch for \"frac_1\[0\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[1\] fp_adder.v(182) " "Inferred latch for \"frac_1\[1\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[2\] fp_adder.v(182) " "Inferred latch for \"frac_1\[2\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[3\] fp_adder.v(182) " "Inferred latch for \"frac_1\[3\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[4\] fp_adder.v(182) " "Inferred latch for \"frac_1\[4\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[5\] fp_adder.v(182) " "Inferred latch for \"frac_1\[5\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[6\] fp_adder.v(182) " "Inferred latch for \"frac_1\[6\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[7\] fp_adder.v(182) " "Inferred latch for \"frac_1\[7\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[8\] fp_adder.v(182) " "Inferred latch for \"frac_1\[8\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[9\] fp_adder.v(182) " "Inferred latch for \"frac_1\[9\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[10\] fp_adder.v(182) " "Inferred latch for \"frac_1\[10\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[11\] fp_adder.v(182) " "Inferred latch for \"frac_1\[11\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_1\[12\] fp_adder.v(182) " "Inferred latch for \"frac_1\[12\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[0\] fp_adder.v(182) " "Inferred latch for \"exp\[0\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[1\] fp_adder.v(182) " "Inferred latch for \"exp\[1\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[2\] fp_adder.v(182) " "Inferred latch for \"exp\[2\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[3\] fp_adder.v(182) " "Inferred latch for \"exp\[3\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp\[4\] fp_adder.v(182) " "Inferred latch for \"exp\[4\]\" at fp_adder.v(182)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_dividertest clock_dividertest:cd " "Elaborating entity \"clock_dividertest\" for hierarchy \"clock_dividertest:cd\"" {  } { { "fp_adder.v" "cd" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fp_adder.v(478) " "Verilog HDL assignment warning at fp_adder.v(478): truncated value with size 32 to match size of target (20)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder|clock_dividertest:cd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fp_adder.v(481) " "Verilog HDL assignment warning at fp_adder.v(481): truncated value with size 32 to match size of target (20)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 "|fp_adder|clock_dividertest:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referenceKeypad referenceKeypad:k1 " "Elaborating entity \"referenceKeypad\" for hierarchy \"referenceKeypad:k1\"" {  } { { "fp_adder.v" "k1" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620878469164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_adder.v(357) " "Verilog HDL assignment warning at fp_adder.v(357): truncated value with size 32 to match size of target (4)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469174 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_adder.v(361) " "Verilog HDL assignment warning at fp_adder.v(361): truncated value with size 32 to match size of target (4)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469174 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_adder.v(365) " "Verilog HDL assignment warning at fp_adder.v(365): truncated value with size 32 to match size of target (4)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469174 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_adder.v(369) " "Verilog HDL assignment warning at fp_adder.v(369): truncated value with size 32 to match size of target (4)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469174 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_adder.v(385) " "Verilog HDL assignment warning at fp_adder.v(385): truncated value with size 32 to match size of target (8)" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620878469174 "|fp_adder|referenceKeypad:k1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_1\[0\] " "Latch n_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA store\[12\] " "Ports D and ENA on the latch are fed by the same signal store\[12\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_1\[1\] " "Latch n_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA store\[12\] " "Ports D and ENA on the latch are fed by the same signal store\[12\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_1\[2\] " "Latch n_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA store\[5\] " "Ports D and ENA on the latch are fed by the same signal store\[5\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_1\[3\] " "Latch n_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA store\[5\] " "Ports D and ENA on the latch are fed by the same signal store\[5\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[12\] " "Latch frac_1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[11\] " "Latch frac_1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[10\] " "Latch frac_1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[9\] " "Latch frac_1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[8\] " "Latch frac_1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[7\] " "Latch frac_1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[6\] " "Latch frac_1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[5\] " "Latch frac_1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[4\] " "Latch frac_1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[3\] " "Latch frac_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[2\] " "Latch frac_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[1\] " "Latch frac_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_1\[0\] " "Latch frac_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[12\] " "Latch frac_2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[11\] " "Latch frac_2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[10\] " "Latch frac_2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[9\] " "Latch frac_2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[8\] " "Latch frac_2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[7\] " "Latch frac_2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[6\] " "Latch frac_2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[5\] " "Latch frac_2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[4\] " "Latch frac_2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[3\] " "Latch frac_2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469626 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[2\] " "Latch frac_2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469636 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[1\] " "Latch frac_2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469636 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frac_2\[0\] " "Latch frac_2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp2\[4\] " "Ports D and ENA on the latch are fed by the same signal exp2\[4\]" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620878469636 ""}  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620878469636 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "over GND " "Pin \"over\" is stuck at GND" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620878469796 "|fp_adder|over"} { "Warning" "WMLS_MLS_STUCK_PIN" "under VCC " "Pin \"under\" is stuck at VCC" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620878469796 "|fp_adder|under"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620878469796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620878469856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hersa/Desktop/EE271_Project/271_Project/output_files/fp_adder.map.smsg " "Generated suppressed messages file C:/Users/hersa/Desktop/EE271_Project/271_Project/output_files/fp_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878470359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620878470509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620878470509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "694 " "Implemented 694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620878470569 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620878470569 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620878470569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "589 " "Implemented 589 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620878470569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620878470569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620878470589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 21:01:10 2021 " "Processing ended: Wed May 12 21:01:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620878470589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620878470589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620878470589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620878470589 ""}
