digraph HConstfolding_hier_opt {
"0 - Constant\n Value = 1.0" [style=filled, fillcolor=lightblue];
"1 - Product" [style=filled, fillcolor=lightblue];
"2 - Sum" [style=filled, fillcolor=lightblue];
"3 - UnitDelay" [style=filled, fillcolor=lightblue];
"4 - Gain\n Gain = 0.01" [style=filled, fillcolor=lightblue];
"5 - Outport" [style=filled, fillcolor=lightgoldenrod];
"6 - SubSystem" [style=filled, fillcolor=lightgreen];
"7 - Inport" [style=filled, fillcolor=lightgoldenrod];
"8 - Port_Output" [style=filled, fillcolor=coral];
"9 - Port_Output" [style=filled, fillcolor=coral];
"10 - Port_Output" [style=filled, fillcolor=coral];
"11 - Port_Output" [style=filled, fillcolor=coral];
"12 - Port_Output" [style=filled, fillcolor=coral];
"13 - Port_Output" [style=filled, fillcolor=coral];
"14 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"15 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"16 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"17 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"18 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"19 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"20 - Port_Input" [style=filled, fillcolor=lightyellow];
"21 - Port_Input" [style=filled, fillcolor=lightyellow];
"22 - Port_Input" [style=filled, fillcolor=lightyellow];
"23 - Port_Input" [style=filled, fillcolor=lightyellow];
"24 - Port_Input" [style=filled, fillcolor=lightyellow];
"25 - Port_Input" [style=filled, fillcolor=lightyellow];
"26 - Port_Input" [style=filled, fillcolor=lightyellow];
"27 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"28 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"29 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"30 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"31 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"32 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"33 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"34 - __Relation__" [style=filled, fillcolor="#f78465"];
"35 - __Relation__" [style=filled, fillcolor="#f78465"];
"36 - __Relation__" [style=filled, fillcolor="#f78465"];
"37 - __Relation__" [style=filled, fillcolor="#f78465"];
"38 - __Relation__" [style=filled, fillcolor="#f78465"];
"39 - __Relation__" [style=filled, fillcolor="#f78465"];
"40 - __Relation__" [style=filled, fillcolor="#f78465"];
"41 - __Contains__" [style=filled, fillcolor=lightgray];
"42 - __Contains__" [style=filled, fillcolor=lightgray];
"43 - __Contains__" [style=filled, fillcolor=lightgray];
"44 - __Contains__" [style=filled, fillcolor=lightgray];
"45 - __Contains__" [style=filled, fillcolor=lightgray];
"46 - __Contains__" [style=filled, fillcolor=lightgray];
"47 - __Contains__" [style=filled, fillcolor=lightgray];
"0 - Constant\n Value = 1.0" -> "14 - __Block_Outport__";
"1 - Product" -> "15 - __Block_Outport__";
"2 - Sum" -> "16 - __Block_Outport__";
"3 - UnitDelay" -> "17 - __Block_Outport__";
"4 - Gain\n Gain = 0.01" -> "19 - __Block_Outport__";
"6 - SubSystem" -> "41 - __Contains__";
"6 - SubSystem" -> "42 - __Contains__";
"6 - SubSystem" -> "43 - __Contains__";
"6 - SubSystem" -> "47 - __Contains__";
"6 - SubSystem" -> "46 - __Contains__";
"6 - SubSystem" -> "45 - __Contains__";
"6 - SubSystem" -> "44 - __Contains__";
"7 - Inport" -> "18 - __Block_Outport__";
"8 - Port_Output" -> "40 - __Relation__";
"9 - Port_Output" -> "35 - __Relation__";
"10 - Port_Output" -> "34 - __Relation__";
"11 - Port_Output" -> "37 - __Relation__";
"11 - Port_Output" -> "36 - __Relation__";
"12 - Port_Output" -> "38 - __Relation__";
"13 - Port_Output" -> "39 - __Relation__";
"14 - __Block_Outport__" -> "8 - Port_Output";
"15 - __Block_Outport__" -> "9 - Port_Output";
"16 - __Block_Outport__" -> "10 - Port_Output";
"17 - __Block_Outport__" -> "11 - Port_Output";
"18 - __Block_Outport__" -> "12 - Port_Output";
"19 - __Block_Outport__" -> "13 - Port_Output";
"27 - __Block_Inport__" -> "20 - Port_Input";
"28 - __Block_Inport__" -> "21 - Port_Input";
"29 - __Block_Inport__" -> "22 - Port_Input";
"30 - __Block_Inport__" -> "23 - Port_Input";
"31 - __Block_Inport__" -> "24 - Port_Input";
"32 - __Block_Inport__" -> "25 - Port_Input";
"33 - __Block_Inport__" -> "26 - Port_Input";
"5 - Outport" -> "27 - __Block_Inport__";
"1 - Product" -> "28 - __Block_Inport__";
"1 - Product" -> "29 - __Block_Inport__";
"2 - Sum" -> "30 - __Block_Inport__";
"2 - Sum" -> "31 - __Block_Inport__";
"3 - UnitDelay" -> "32 - __Block_Inport__";
"4 - Gain\n Gain = 0.01" -> "33 - __Block_Inport__";
"34 - __Relation__" -> "25 - Port_Input";
"35 - __Relation__" -> "23 - Port_Input";
"36 - __Relation__" -> "24 - Port_Input";
"37 - __Relation__" -> "20 - Port_Input";
"38 - __Relation__" -> "21 - Port_Input";
"39 - __Relation__" -> "22 - Port_Input";
"40 - __Relation__" -> "26 - Port_Input";
"41 - __Contains__" -> "1 - Product";
"42 - __Contains__" -> "2 - Sum";
"43 - __Contains__" -> "3 - UnitDelay";
"44 - __Contains__" -> "5 - Outport";
"45 - __Contains__" -> "0 - Constant\n Value = 1.0";
"46 - __Contains__" -> "7 - Inport";
"47 - __Contains__" -> "4 - Gain\n Gain = 0.01";
}
