# cpu
about pipeline, btb, register, cache line, tlb and mmu, cache coherence protocol etc
