ECHO is off.
ECHO is off.
INFO: [HLS 200-10] Running 'C:/ProgramData/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'marco' on host 'pc_di_marco' (Windows NT_amd64 version 6.2) on Tue May 14 23:40:36 +0200 2024
INFO: [HLS 200-10] In directory 'C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project HLS 
INFO: [HLS 200-10] Opening project 'C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS'.
INFO: [HLS 200-1510] Running: set_top alv_MIMD 
INFO: [HLS 200-1510] Running: add_files HLS/core.cpp 
INFO: [HLS 200-10] Adding design file 'HLS/core.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb HLS/test_bench.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'HLS/test_bench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name alv_MIMD alv_MIMD 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../test_bench.cpp in debug mode
   Compiling ../../../core.cpp in debug mode
   Generating csim.exe
In file included from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../core.cpp:6:
C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../core.cpp:6:
C:/ProgramData/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 


A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 


A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 


A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 


A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 


INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 50
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.749 seconds; current allocated memory: 0.410 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 5.062 seconds; peak allocated memory: 138.066 MB.
