INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/InstrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/InstrToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/PCcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCcount
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_13/lab_13.srcs/sim_1/new/tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_batch_vlg_tst
