#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002091708b1f0 .scope module, "baud_gen" "baud_gen" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_0000020917062ca0 .param/l "BAUD_RATE" 0 2 3, +C4<00000000000000011100001000000000>;
P_0000020917062cd8 .param/l "CLK_FREQ" 0 2 2, +C4<00000001011111010111100001000000>;
P_0000020917062d10 .param/l "CTR_WIDTH" 1 2 11, +C4<00000000000000000000000000001000>;
P_0000020917062d48 .param/l "DIVISOR" 1 2 10, +C4<00000000000000000000000011011001>;
v0000020917062fd0_0 .var "baud_tick", 0 0;
o00000209170aaf98 .functor BUFZ 1, C4<z>; HiZ drive
v000002091709fbe0_0 .net "clk", 0 0, o00000209170aaf98;  0 drivers
v000002091709be70_0 .var "counter", 7 0;
o00000209170aaff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020917063070_0 .net "rst", 0 0, o00000209170aaff8;  0 drivers
E_0000020917087a80 .event posedge, v0000020917063070_0, v000002091709fbe0_0;
S_0000020917062d90 .scope module, "tb_uart_sampler" "tb_uart_sampler" 3 3;
 .timescale -9 -12;
P_0000020917062f20 .param/l "BAUD_RATE" 1 3 12, +C4<00000000000000011100001000000000>;
P_0000020917062f58 .param/l "BIT_PERIOD" 1 3 13, +C4<00000000000000000010000111101000>;
P_0000020917062f90 .param/l "CLK_FREQ" 1 3 11, +C4<00000001011111010111100001000000>;
v00000209170f6d80_0 .var "clk", 0 0;
v00000209170f6f60_0 .net "data_bit", 0 0, v0000020917094e70_0;  1 drivers
v00000209170f69c0_0 .net "data_valid", 0 0, v0000020917094f10_0;  1 drivers
v00000209170f6ce0_0 .var "rst", 0 0;
v00000209170f70a0_0 .var "rx", 0 0;
S_0000020917094700 .scope task, "send_byte" "send_byte" 3 28, 3 28 0, S_0000020917062d90;
 .timescale -9 -12;
v0000020917094890_0 .var "data", 7 0;
v0000020917094930_0 .var/i "i", 31 0;
TD_tb_uart_sampler.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000209170f70a0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020917094930_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000020917094930_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000020917094890_0;
    %load/vec4 v0000020917094930_0;
    %part/s 1;
    %store/vec4 v00000209170f70a0_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v0000020917094930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020917094930_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000209170f70a0_0, 0, 1;
    %delay 8680000, 0;
    %end;
S_00000209170949d0 .scope module, "uut" "uart_sampler" 3 18, 4 1 0, S_0000020917062d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "data_valid";
    .port_info 4 /OUTPUT 1 "data_bit";
P_0000020917094b60 .param/l "BAUD_RATE" 0 4 3, +C4<00000000000000011100001000000000>;
P_0000020917094b98 .param/l "BAUD_TICKS" 1 4 12, +C4<00000000000000000000000011011001>;
P_0000020917094bd0 .param/l "CLK_FREQ" 0 4 2, +C4<00000001011111010111100001000000>;
P_0000020917094c08 .param/l "HALF_TICKS" 1 4 13, +C4<00000000000000000000000001101100>;
P_0000020917094c40 .param/l "S_DATA" 1 4 17, C4<10>;
P_0000020917094c78 .param/l "S_IDLE" 1 4 15, C4<00>;
P_0000020917094cb0 .param/l "S_START" 1 4 16, C4<01>;
P_0000020917094ce8 .param/l "S_STOP" 1 4 18, C4<11>;
v0000020917094d30_0 .var "bit_cnt", 3 0;
v0000020917094dd0_0 .net "clk", 0 0, v00000209170f6d80_0;  1 drivers
v0000020917094e70_0 .var "data_bit", 0 0;
v0000020917094f10_0 .var "data_valid", 0 0;
v0000020917094fb0_0 .net "rst", 0 0, v00000209170f6ce0_0;  1 drivers
v0000020917095050_0 .net "rx", 0 0, v00000209170f70a0_0;  1 drivers
v00000209170950f0_0 .var "state", 1 0;
v00000209170f6920_0 .var "tick_cnt", 15 0;
E_000002091704c7b0 .event posedge, v0000020917094fb0_0, v0000020917094dd0_0;
    .scope S_000002091708b1f0;
T_1 ;
    %wait E_0000020917087a80;
    %load/vec4 v0000020917063070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002091709be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020917062fd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002091709be70_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002091709be70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020917062fd0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002091709be70_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002091709be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020917062fd0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000209170949d0;
T_2 ;
    %wait E_000002091704c7b0;
    %load/vec4 v0000020917094fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000209170950f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000209170f6920_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020917094d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020917094f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020917094e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000209170950f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020917094f10_0, 0;
    %load/vec4 v0000020917095050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000209170950f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000209170f6920_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v00000209170f6920_0;
    %pad/u 32;
    %cmpi/e 108, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000209170950f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000209170f6920_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020917094d30_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v00000209170f6920_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000209170f6920_0, 0;
T_2.10 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v00000209170f6920_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000209170f6920_0, 0;
    %load/vec4 v0000020917095050_0;
    %assign/vec4 v0000020917094e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020917094f10_0, 0;
    %load/vec4 v0000020917094d30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000209170950f0_0, 0;
T_2.13 ;
    %load/vec4 v0000020917094d30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020917094d30_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v00000209170f6920_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000209170f6920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020917094f10_0, 0;
T_2.12 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v00000209170f6920_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000209170f6920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000209170950f0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v00000209170f6920_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000209170f6920_0, 0;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020917094f10_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020917062d90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000209170f6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000209170f6ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000209170f70a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000020917062d90;
T_4 ;
    %delay 20000, 0;
    %load/vec4 v00000209170f6d80_0;
    %inv;
    %store/vec4 v00000209170f6d80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020917062d90;
T_5 ;
    %vpi_call 3 42 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020917062d90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000209170f6ce0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000209170f6ce0_0, 0, 1;
    %delay 17360000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000020917094890_0, 0, 8;
    %fork TD_tb_uart_sampler.send_byte, S_0000020917094700;
    %join;
    %delay 43400000, 0;
    %vpi_call 3 51 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/baud_gen.v";
    "tb/tb_uart_sampler.v";
    "src/uart_sampler.v";
