#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 21 03:44:51 2022
# Process ID: 14408
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12508 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab1\lab1_4_1_mux_3_1\lab1_4_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/lab1_4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.520 ; gain = 251.062
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mux_3_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-2490] overwriting previous definition of module mux_2_1_behavioral [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/lab1_4_1.srcs/sources_1/new/mux_2_1_behavioral.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.844 ; gain = 127.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux_3_1' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/lab1_4_1.srcs/sources_1/new/mux_3_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1_behavioral' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/lab1_4_1.srcs/sources_1/new/mux_2_1_behavioral.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1_behavioral' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/lab1_4_1.srcs/sources_1/new/mux_2_1_behavioral.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_3_1' (2#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/lab1_4_1.srcs/sources_1/new/mux_3_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1300.281 ; gain = 166.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.137 ; gain = 189.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.137 ; gain = 189.188
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_1_mux_3_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1368.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1467.629 ; gain = 333.680
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1467.629 ; gain = 333.680
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 21 03:48:03 2022...
