

================================================================
== Vitis HLS Report for 'DeModulation'
================================================================
* Date:           Fri Jun 17 13:15:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  5.269 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  5.200 us|  5.200 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      128|      128|         9|          8|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_idx = alloca i32 1"   --->   Operation 12 'alloca' 'data_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln14 = store i5 0, i5 %data_idx" [src/DeModulation.cpp:14]   --->   Operation 21 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void" [src/DeModulation.cpp:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_idx_9 = load i5 %data_idx" [src/DeModulation.cpp:14]   --->   Operation 23 'load' 'data_idx_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.75ns)   --->   "%icmp_ln14 = icmp_eq  i5 %data_idx_9, i5 16" [src/DeModulation.cpp:14]   --->   Operation 25 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%data_idx_10 = add i5 %data_idx_9, i5 1" [src/DeModulation.cpp:14]   --->   Operation 27 'add' 'data_idx_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split5.i, void %DeModulation.exit" [src/DeModulation.cpp:14]   --->   Operation 28 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln14 = store i5 %data_idx_10, i5 %data_idx" [src/DeModulation.cpp:14]   --->   Operation 29 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 30 [1/1] (1.83ns)   --->   "%KB_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'read' 'KB_out_read' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 31 [1/1] (1.83ns)   --->   "%KB_out_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'read' 'KB_out_read_1' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 32 [1/1] (1.83ns)   --->   "%KB_out_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'read' 'KB_out_read_2' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 33 [1/1] (1.83ns)   --->   "%KB_out_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'read' 'KB_out_read_3' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 34 [1/1] (1.83ns)   --->   "%KB_out_read_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'read' 'KB_out_read_4' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 35 [1/1] (1.83ns)   --->   "%KB_out_read_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'read' 'KB_out_read_5' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 36 [1/1] (1.83ns)   --->   "%KB_out_read_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'read' 'KB_out_read_6' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 5.26>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/DeModulation.cpp:8]   --->   Operation 37 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (1.83ns)   --->   "%KB_out_read_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'read' 'KB_out_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 39 [1/1] (1.10ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %KB_out_read, i16 0"   --->   Operation 39 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (1.10ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i16 %KB_out_read_1, i16 0"   --->   Operation 40 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [1/1] (1.10ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i16 %KB_out_read_2, i16 0"   --->   Operation 41 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (1.10ns)   --->   "%icmp_ln1547_3 = icmp_sgt  i16 %KB_out_read_3, i16 0"   --->   Operation 42 'icmp' 'icmp_ln1547_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (1.10ns)   --->   "%icmp_ln1547_4 = icmp_sgt  i16 %KB_out_read_4, i16 0"   --->   Operation 43 'icmp' 'icmp_ln1547_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (1.10ns)   --->   "%icmp_ln1547_5 = icmp_sgt  i16 %KB_out_read_5, i16 0"   --->   Operation 44 'icmp' 'icmp_ln1547_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/1] (1.10ns)   --->   "%icmp_ln1547_6 = icmp_sgt  i16 %KB_out_read_6, i16 0"   --->   Operation 45 'icmp' 'icmp_ln1547_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 46 [1/1] (1.10ns)   --->   "%icmp_ln1547_7 = icmp_sgt  i16 %KB_out_read_7, i16 0"   --->   Operation 46 'icmp' 'icmp_ln1547_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i1 %icmp_ln1547"   --->   Operation 47 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %icmp_ln1547"   --->   Operation 48 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.17ns)   --->   "%select_ln39 = select i1 %icmp_ln1547_1, i2 %or_ln, i2 %zext_ln223" [src/DeModulation.cpp:39]   --->   Operation 49 'select' 'select_ln39' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i2 %select_ln39"   --->   Operation 50 'zext' 'zext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln223_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %select_ln39"   --->   Operation 51 'bitconcatenate' 'or_ln223_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.20ns)   --->   "%select_ln39_1 = select i1 %icmp_ln1547_2, i3 %or_ln223_1, i3 %zext_ln223_1" [src/DeModulation.cpp:39]   --->   Operation 52 'select' 'select_ln39_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i3 %select_ln39_1"   --->   Operation 53 'zext' 'zext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln223_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %select_ln39_1"   --->   Operation 54 'bitconcatenate' 'or_ln223_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln39_2 = select i1 %icmp_ln1547_3, i4 %or_ln223_2, i4 %zext_ln223_2" [src/DeModulation.cpp:39]   --->   Operation 55 'select' 'select_ln39_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i4 %select_ln39_2"   --->   Operation 56 'zext' 'zext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln223_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %select_ln39_2"   --->   Operation 57 'bitconcatenate' 'or_ln223_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.41ns)   --->   "%select_ln39_3 = select i1 %icmp_ln1547_4, i5 %or_ln223_3, i5 %zext_ln223_3" [src/DeModulation.cpp:39]   --->   Operation 58 'select' 'select_ln39_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i5 %select_ln39_3"   --->   Operation 59 'zext' 'zext_ln223_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln223_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %select_ln39_3"   --->   Operation 60 'bitconcatenate' 'or_ln223_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.38ns)   --->   "%select_ln39_4 = select i1 %icmp_ln1547_5, i6 %or_ln223_4, i6 %zext_ln223_4" [src/DeModulation.cpp:39]   --->   Operation 61 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i6 %select_ln39_4"   --->   Operation 62 'zext' 'zext_ln223_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln223_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %select_ln39_4"   --->   Operation 63 'bitconcatenate' 'or_ln223_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.36ns)   --->   "%select_ln39_5 = select i1 %icmp_ln1547_6, i7 %or_ln223_5, i7 %zext_ln223_5" [src/DeModulation.cpp:39]   --->   Operation 64 'select' 'select_ln39_5' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i7 %select_ln39_5"   --->   Operation 65 'zext' 'zext_ln223_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln223_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln39_5"   --->   Operation 66 'bitconcatenate' 'or_ln223_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.39ns)   --->   "%select_ln39_6 = select i1 %icmp_ln1547_7, i8 %or_ln223_6, i8 %zext_ln223_6" [src/DeModulation.cpp:39]   --->   Operation 67 'select' 'select_ln39_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %demod_out, i8 %select_ln39_6" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('data_idx') [3]  (0 ns)
	'load' operation ('data_idx', src/DeModulation.cpp:14) on local variable 'data_idx' [15]  (0 ns)
	'add' operation ('data_idx', src/DeModulation.cpp:14) [19]  (0.789 ns)
	'store' operation ('store_ln14', src/DeModulation.cpp:14) of variable 'data_idx', src/DeModulation.cpp:14 on local variable 'data_idx' [61]  (0.427 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('KB_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [23]  (1.84 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read operation ('KB_out_read_1', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [24]  (1.84 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read operation ('KB_out_read_2', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [25]  (1.84 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo read operation ('KB_out_read_3', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [26]  (1.84 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	fifo read operation ('KB_out_read_4', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [27]  (1.84 ns)

 <State 7>: 1.84ns
The critical path consists of the following:
	fifo read operation ('KB_out_read_5', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [28]  (1.84 ns)

 <State 8>: 1.84ns
The critical path consists of the following:
	fifo read operation ('KB_out_read_6', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [29]  (1.84 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1547') [31]  (1.1 ns)
	'select' operation ('select_ln39', src/DeModulation.cpp:39) [41]  (0.179 ns)
	'select' operation ('select_ln39_1', src/DeModulation.cpp:39) [44]  (0.208 ns)
	'select' operation ('select_ln39_2', src/DeModulation.cpp:39) [47]  (0.391 ns)
	'select' operation ('select_ln39_3', src/DeModulation.cpp:39) [50]  (0.414 ns)
	'select' operation ('select_ln39_4', src/DeModulation.cpp:39) [53]  (0.384 ns)
	'select' operation ('select_ln39_5', src/DeModulation.cpp:39) [56]  (0.36 ns)
	'select' operation ('select_ln39_6', src/DeModulation.cpp:39) [59]  (0.393 ns)
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'demod_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [60]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
