// Seed: 3002823986
module module_0 ();
  always_comb @(posedge 1'b0) id_1 = id_1;
  id_3(
      .id_0(id_1 - 1)
  );
  wire id_5;
  tri0 id_6 = 1;
  wire id_7 = id_2;
  tri1 id_8, id_9;
  assign id_8 = 1;
  wire id_10;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output tri   id_2
);
  always @(posedge id_1 or posedge 1'b0) id_2 = 1;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_9 = 0;
  wor id_5;
  assign id_5 = 1;
endmodule
