OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement       7901.6 u
average displacement        0.3 u
max displacement            3.8 u
original HPWL           81065.3 u
legalized HPWL          88626.1 u
delta HPWL                    9 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 30322 cells, 365 terminals, 29404 edges and 90481 pins.
[INFO DPO-0109] Network stats: inst 30687, edges 29404, pins 90481
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 1638 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 29049 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (100170, 100170)
[INFO DPO-0310] Assigned 29049 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 8.867537e+07.
[INFO DPO-0302] End of matching; objective is 8.842984e+07, improvement is 0.28 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.721886e+07.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 8.702683e+07.
[INFO DPO-0307] End of global swaps; objective is 8.702683e+07, improvement is 1.59 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.671397e+07.
[INFO DPO-0309] End of vertical swaps; objective is 8.671397e+07, improvement is 0.36 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.654941e+07.
[INFO DPO-0305] End of reordering; objective is 8.654941e+07, improvement is 0.19 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 580980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 580980, swaps 73560, moves 164679 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.090775e+07, Scratch cost 8.007959e+07, Incremental cost 8.007959e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.007959e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.02 percent.
[INFO DPO-0332] End of pass, Generator displacement called 580980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1161960, swaps 144471, moves 330281 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.007959e+07, Scratch cost 7.981623e+07, Incremental cost 7.981623e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 7.981623e+07.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.33 percent.
[INFO DPO-0328] End of random improver; improvement is 1.349091 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 14509 cell orientations for row compatibility.
[INFO DPO-0383] Performed 5729 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.478856e+07, improvement is 0.79 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            88626.1 u
Final HPWL               84597.2 u
Delta HPWL                  -4.5 %

[INFO DPL-0020] Mirrored 4369 instances
[INFO DPL-0021] HPWL before           84597.2 u
[INFO DPL-0022] HPWL after            84469.7 u
[INFO DPL-0023] HPWL delta               -0.2 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[3].encoder_unit/threshold_memory/_09522_/CLK ^
 110.65
gen_encoder_units[3].encoder_unit/_550_/CLK ^
   0.00      0.00     110.65


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_09460_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 16.61   16.09  316.19 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     9   78.49                           net258 (net)
                 30.06    6.91  323.10 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09404_/A (INVx8_ASAP7_75t_R)
                 18.95   12.95  336.05 v gen_encoder_units[2].encoder_unit/threshold_memory/_09404_/Y (INVx8_ASAP7_75t_R)
    16   15.80                           gen_encoder_units[2].encoder_unit/threshold_memory/_00016_ (net)
                 19.00    0.56  336.61 v gen_encoder_units[2].encoder_unit/threshold_memory/_09460_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                336.61   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09460_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.82   30.82   library removal time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                               -336.61   data arrival time
-----------------------------------------------------------------------------
                                305.79   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_09472_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_09247_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_encoder_units[1].encoder_unit/threshold_memory/_09472_/CLK (DLLx1_ASAP7_75t_R)
                  7.62   18.22 1518.22 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09472_/Q (DLLx1_ASAP7_75t_R)
     1    0.59                           gen_encoder_units[1].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  7.62    0.00 1518.23 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09247_/B (AND2x2_ASAP7_75t_R)
                               1518.23   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 v gen_encoder_units[1].encoder_unit/threshold_memory/_09247_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating hold time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -1518.23   data arrival time
-----------------------------------------------------------------------------
                                 18.23   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/_562_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_562_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/_562_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 25.32   44.14   44.14 ^ gen_encoder_units[3].encoder_unit/_562_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    2.44                           gen_encoder_units[3].encoder_unit/_005_ (net)
                 25.32    0.02   44.15 ^ gen_encoder_units[3].encoder_unit/_545_/B (XOR2x1_ASAP7_75t_R)
                  7.83   11.84   55.99 v gen_encoder_units[3].encoder_unit/_545_/Y (XOR2x1_ASAP7_75t_R)
     1    0.76                           gen_encoder_units[3].encoder_unit/_034_ (net)
                  7.83    0.02   56.01 v gen_encoder_units[3].encoder_unit/_562_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 56.01   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/_562_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          4.87    4.87   library hold time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                -56.01   data arrival time
-----------------------------------------------------------------------------
                                 51.14   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_526_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 16.61   16.09  316.19 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     9   78.49                           net258 (net)
                301.79   95.60  411.80 ^ gen_encoder_units[1].encoder_unit/_298_/A (CKINVDCx10_ASAP7_75t_R)
                 50.29   27.63  439.43 v gen_encoder_units[1].encoder_unit/_298_/Y (CKINVDCx10_ASAP7_75t_R)
    17   17.67                           gen_encoder_units[1].encoder_unit/_017_ (net)
                 50.32    0.67  440.10 v gen_encoder_units[1].encoder_unit/_526_/SET (ASYNC_DFFHx1_ASAP7_75t_R)
                                440.10   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_encoder_units[1].encoder_unit/_526_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -14.06 2985.94   library recovery time
                               2985.94   data required time
-----------------------------------------------------------------------------
                               2985.94   data required time
                               -440.10   data arrival time
-----------------------------------------------------------------------------
                               2545.84   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09505_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09254_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_encoder_units[3].encoder_unit/threshold_memory/_09505_/CLK (DLLx3_ASAP7_75t_R)
                 57.22   56.81 1556.81 v gen_encoder_units[3].encoder_unit/threshold_memory/_09505_/Q (DLLx3_ASAP7_75t_R)
    33   28.17                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.cg_we_global.en_latch (net)
                 59.27    5.86 1562.68 v gen_encoder_units[3].encoder_unit/threshold_memory/_09254_/B (AND3x1_ASAP7_75t_R)
                               1562.68   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_09254_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1562.68   data arrival time
-----------------------------------------------------------------------------
                               1437.32   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_09469_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_10064_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09469_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 83.56   75.63   75.63 v gen_encoder_units[1].encoder_unit/threshold_memory/_09469_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.44                           gen_encoder_units[1].encoder_unit/threshold_memory/_00002_ (net)
                 83.56    0.21   75.83 v gen_encoder_units[1].encoder_unit/threshold_memory/_09407_/A (CKINVDCx20_ASAP7_75t_R)
                 58.06   21.97   97.80 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09407_/Y (CKINVDCx20_ASAP7_75t_R)
   128  120.33                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                280.05   88.57  186.37 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_10064_/D (DHLx1_ASAP7_75t_R)
                                186.37   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_10064_/CLK (DHLx1_ASAP7_75t_R)
                        186.37  186.37   time borrowed from endpoint
                                186.37   data required time
-----------------------------------------------------------------------------
                                186.37   data required time
                               -186.37   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                    1500.00
library setup time                    -23.81
--------------------------------------------
max time borrow                      1476.19
actual time borrow                    186.37
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_526_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 16.61   16.09  316.19 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     9   78.49                           net258 (net)
                301.79   95.60  411.80 ^ gen_encoder_units[1].encoder_unit/_298_/A (CKINVDCx10_ASAP7_75t_R)
                 50.29   27.63  439.43 v gen_encoder_units[1].encoder_unit/_298_/Y (CKINVDCx10_ASAP7_75t_R)
    17   17.67                           gen_encoder_units[1].encoder_unit/_017_ (net)
                 50.32    0.67  440.10 v gen_encoder_units[1].encoder_unit/_526_/SET (ASYNC_DFFHx1_ASAP7_75t_R)
                                440.10   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_encoder_units[1].encoder_unit/_526_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -14.06 2985.94   library recovery time
                               2985.94   data required time
-----------------------------------------------------------------------------
                               2985.94   data required time
                               -440.10   data arrival time
-----------------------------------------------------------------------------
                               2545.84   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09505_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09254_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_encoder_units[3].encoder_unit/threshold_memory/_09505_/CLK (DLLx3_ASAP7_75t_R)
                 57.22   56.81 1556.81 v gen_encoder_units[3].encoder_unit/threshold_memory/_09505_/Q (DLLx3_ASAP7_75t_R)
    33   28.17                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.cg_we_global.en_latch (net)
                 59.27    5.86 1562.68 v gen_encoder_units[3].encoder_unit/threshold_memory/_09254_/B (AND3x1_ASAP7_75t_R)
                               1562.68   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_09254_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1562.68   data arrival time
-----------------------------------------------------------------------------
                               1437.32   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_09469_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_10064_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09469_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 83.56   75.63   75.63 v gen_encoder_units[1].encoder_unit/threshold_memory/_09469_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.44                           gen_encoder_units[1].encoder_unit/threshold_memory/_00002_ (net)
                 83.56    0.21   75.83 v gen_encoder_units[1].encoder_unit/threshold_memory/_09407_/A (CKINVDCx20_ASAP7_75t_R)
                 58.06   21.97   97.80 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09407_/Y (CKINVDCx20_ASAP7_75t_R)
   128  120.33                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                280.05   88.57  186.37 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_10064_/D (DHLx1_ASAP7_75t_R)
                                186.37   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_10064_/CLK (DHLx1_ASAP7_75t_R)
                        186.37  186.37   time borrowed from endpoint
                                186.37   data required time
-----------------------------------------------------------------------------
                                186.37   data required time
                               -186.37   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                    1500.00
library setup time                    -23.81
--------------------------------------------
max time borrow                      1476.19
actual time borrow                    186.37
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
gen_encoder_units[0].encoder_unit/threshold_memory/_07118_/C  320.00  321.35   -1.35 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_06134_/C  320.00  321.30   -1.30 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_05743_/C  320.00  321.15   -1.15 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_08842_/C  320.00  321.14   -1.14 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_06003_/C  320.00  321.11   -1.11 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_07374_/C  320.00  321.04   -1.04 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_08278_/C  320.00  320.82   -0.82 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_06103_/C  320.00  320.64   -0.64 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_07012_/C  320.00  320.57   -0.57 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_08041_/C  320.00  320.54   -0.54 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_05944_/A  320.00  320.49   -0.49 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_05695_/C  320.00  320.48   -0.48 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_04673_/A  320.00  320.44   -0.44 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_08798_/C  320.00  320.35   -0.35 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_05970_/C  320.00  320.10   -0.10 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_04761_/C  320.00  320.10   -0.10 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_04855_/A  320.00  320.01   -0.01 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-1.353195309638977

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0042

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
2.8751211166381836

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0624

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 17

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
186.3694

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.27e-03   9.48e-05   8.27e-07   2.37e-03  54.6%
Combinational          4.84e-04   1.48e-03   2.31e-06   1.97e-03  45.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.76e-03   1.58e-03   3.14e-06   4.34e-03 100.0%
                          63.6%      36.3%       0.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 4046 u^2 42% utilization.

Elapsed time: 0:20.89[h:]min:sec. CPU time: user 20.68 sys 0.17 (99%). Peak memory: 340644KB.
