// SPDX-License-Identifier: Apache-2.0
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
#ifndef CALIPTRA_REG_HEADER
#define CALIPTRA_REG_HEADER


#define CLP_BASE_ADDR                                                                               (0x0)
#define CLP_DOE_REG_BASE_ADDR                                                                       (0x10000000)
#define CLP_DOE_REG_DOE_IV_0                                                                        (0x10000000)
#define DOE_REG_DOE_IV_0                                                                            (0x0)
#define CLP_DOE_REG_DOE_IV_1                                                                        (0x10000004)
#define DOE_REG_DOE_IV_1                                                                            (0x4)
#define CLP_DOE_REG_DOE_IV_2                                                                        (0x10000008)
#define DOE_REG_DOE_IV_2                                                                            (0x8)
#define CLP_DOE_REG_DOE_IV_3                                                                        (0x1000000c)
#define DOE_REG_DOE_IV_3                                                                            (0xc)
#define CLP_DOE_REG_DOE_CTRL                                                                        (0x10000010)
#define DOE_REG_DOE_CTRL                                                                            (0x10)
#define DOE_REG_DOE_CTRL_CMD_LOW                                                                    (0)
#define DOE_REG_DOE_CTRL_CMD_MASK                                                                   (0x3)
#define DOE_REG_DOE_CTRL_DEST_LOW                                                                   (2)
#define DOE_REG_DOE_CTRL_DEST_MASK                                                                  (0x1c)
#define CLP_DOE_REG_DOE_STATUS                                                                      (0x10000014)
#define DOE_REG_DOE_STATUS                                                                          (0x14)
#define DOE_REG_DOE_STATUS_READY_LOW                                                                (0)
#define DOE_REG_DOE_STATUS_READY_MASK                                                               (0x1)
#define DOE_REG_DOE_STATUS_VALID_LOW                                                                (1)
#define DOE_REG_DOE_STATUS_VALID_MASK                                                               (0x2)
#define CLP_DOE_REG_INTR_BLOCK_RF_START                                                             (0x10000018)
#define CLP_DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                  (0x10000018)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                      (0x18)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                         (0)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                        (0x1)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                         (1)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                        (0x2)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                   (0x1000001c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                       (0x1c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                         (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                        (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                         (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                        (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                         (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                        (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                         (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                        (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                   (0x10000020)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                       (0x20)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                 (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                                (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                               (0x10000024)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                   (0x24)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                               (0x10000028)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                   (0x28)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                             (0x1000002c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                 (0x2c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                                  (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                                 (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                                  (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                                 (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                                  (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                                 (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                                  (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                                 (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                             (0x10000030)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                 (0x30)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                          (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                         (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                 (0x10000034)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                     (0x34)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                     (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                    (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                     (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                    (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                     (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                    (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                     (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                    (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                 (0x10000038)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                     (0x38)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                             (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                            (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                               (0x10000118)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                   (0x118)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                               (0x1000011c)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                   (0x11c)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                               (0x10000120)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                   (0x120)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                               (0x10000124)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                   (0x124)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                       (0x10000198)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                           (0x198)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                          (0x10000218)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                              (0x218)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                          (0x1000021c)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                              (0x21c)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                          (0x10000220)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                              (0x220)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                          (0x10000224)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                              (0x224)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                  (0x10000228)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                      (0x228)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_ECC_REG_BASE_ADDR                                                                       (0x10008000)
#define CLP_ECC_REG_ECC_NAME_0                                                                      (0x10008000)
#define ECC_REG_ECC_NAME_0                                                                          (0x0)
#define CLP_ECC_REG_ECC_NAME_1                                                                      (0x10008004)
#define ECC_REG_ECC_NAME_1                                                                          (0x4)
#define CLP_ECC_REG_ECC_VERSION_0                                                                   (0x10008008)
#define ECC_REG_ECC_VERSION_0                                                                       (0x8)
#define CLP_ECC_REG_ECC_VERSION_1                                                                   (0x1000800c)
#define ECC_REG_ECC_VERSION_1                                                                       (0xc)
#define CLP_ECC_REG_ECC_CTRL                                                                        (0x10008010)
#define ECC_REG_ECC_CTRL                                                                            (0x10)
#define ECC_REG_ECC_CTRL_CTRL_LOW                                                                   (0)
#define ECC_REG_ECC_CTRL_CTRL_MASK                                                                  (0x3)
#define CLP_ECC_REG_ECC_STATUS                                                                      (0x10008018)
#define ECC_REG_ECC_STATUS                                                                          (0x18)
#define ECC_REG_ECC_STATUS_READY_LOW                                                                (0)
#define ECC_REG_ECC_STATUS_READY_MASK                                                               (0x1)
#define ECC_REG_ECC_STATUS_VALID_LOW                                                                (1)
#define ECC_REG_ECC_STATUS_VALID_MASK                                                               (0x2)
#define CLP_ECC_REG_ECC_SCACONFIG                                                                   (0x10008020)
#define ECC_REG_ECC_SCACONFIG                                                                       (0x20)
#define ECC_REG_ECC_SCACONFIG_POINT_RND_EN_LOW                                                      (0)
#define ECC_REG_ECC_SCACONFIG_POINT_RND_EN_MASK                                                     (0x1)
#define ECC_REG_ECC_SCACONFIG_MASK_SIGN_EN_LOW                                                      (1)
#define ECC_REG_ECC_SCACONFIG_MASK_SIGN_EN_MASK                                                     (0x2)
#define ECC_REG_ECC_SCACONFIG_SCALAR_RND_EN_LOW                                                     (2)
#define ECC_REG_ECC_SCACONFIG_SCALAR_RND_EN_MASK                                                    (0x4)
#define ECC_REG_ECC_SCACONFIG_OPENSSL_EN_LOW                                                        (3)
#define ECC_REG_ECC_SCACONFIG_OPENSSL_EN_MASK                                                       (0x8)
#define CLP_ECC_REG_ECC_SEED_0                                                                      (0x10008080)
#define ECC_REG_ECC_SEED_0                                                                          (0x80)
#define CLP_ECC_REG_ECC_SEED_1                                                                      (0x10008084)
#define ECC_REG_ECC_SEED_1                                                                          (0x84)
#define CLP_ECC_REG_ECC_SEED_2                                                                      (0x10008088)
#define ECC_REG_ECC_SEED_2                                                                          (0x88)
#define CLP_ECC_REG_ECC_SEED_3                                                                      (0x1000808c)
#define ECC_REG_ECC_SEED_3                                                                          (0x8c)
#define CLP_ECC_REG_ECC_SEED_4                                                                      (0x10008090)
#define ECC_REG_ECC_SEED_4                                                                          (0x90)
#define CLP_ECC_REG_ECC_SEED_5                                                                      (0x10008094)
#define ECC_REG_ECC_SEED_5                                                                          (0x94)
#define CLP_ECC_REG_ECC_SEED_6                                                                      (0x10008098)
#define ECC_REG_ECC_SEED_6                                                                          (0x98)
#define CLP_ECC_REG_ECC_SEED_7                                                                      (0x1000809c)
#define ECC_REG_ECC_SEED_7                                                                          (0x9c)
#define CLP_ECC_REG_ECC_SEED_8                                                                      (0x100080a0)
#define ECC_REG_ECC_SEED_8                                                                          (0xa0)
#define CLP_ECC_REG_ECC_SEED_9                                                                      (0x100080a4)
#define ECC_REG_ECC_SEED_9                                                                          (0xa4)
#define CLP_ECC_REG_ECC_SEED_10                                                                     (0x100080a8)
#define ECC_REG_ECC_SEED_10                                                                         (0xa8)
#define CLP_ECC_REG_ECC_SEED_11                                                                     (0x100080ac)
#define ECC_REG_ECC_SEED_11                                                                         (0xac)
#define CLP_ECC_REG_ECC_MSG_0                                                                       (0x10008100)
#define ECC_REG_ECC_MSG_0                                                                           (0x100)
#define CLP_ECC_REG_ECC_MSG_1                                                                       (0x10008104)
#define ECC_REG_ECC_MSG_1                                                                           (0x104)
#define CLP_ECC_REG_ECC_MSG_2                                                                       (0x10008108)
#define ECC_REG_ECC_MSG_2                                                                           (0x108)
#define CLP_ECC_REG_ECC_MSG_3                                                                       (0x1000810c)
#define ECC_REG_ECC_MSG_3                                                                           (0x10c)
#define CLP_ECC_REG_ECC_MSG_4                                                                       (0x10008110)
#define ECC_REG_ECC_MSG_4                                                                           (0x110)
#define CLP_ECC_REG_ECC_MSG_5                                                                       (0x10008114)
#define ECC_REG_ECC_MSG_5                                                                           (0x114)
#define CLP_ECC_REG_ECC_MSG_6                                                                       (0x10008118)
#define ECC_REG_ECC_MSG_6                                                                           (0x118)
#define CLP_ECC_REG_ECC_MSG_7                                                                       (0x1000811c)
#define ECC_REG_ECC_MSG_7                                                                           (0x11c)
#define CLP_ECC_REG_ECC_MSG_8                                                                       (0x10008120)
#define ECC_REG_ECC_MSG_8                                                                           (0x120)
#define CLP_ECC_REG_ECC_MSG_9                                                                       (0x10008124)
#define ECC_REG_ECC_MSG_9                                                                           (0x124)
#define CLP_ECC_REG_ECC_MSG_10                                                                      (0x10008128)
#define ECC_REG_ECC_MSG_10                                                                          (0x128)
#define CLP_ECC_REG_ECC_MSG_11                                                                      (0x1000812c)
#define ECC_REG_ECC_MSG_11                                                                          (0x12c)
#define CLP_ECC_REG_ECC_PRIVKEY_0                                                                   (0x10008180)
#define ECC_REG_ECC_PRIVKEY_0                                                                       (0x180)
#define CLP_ECC_REG_ECC_PRIVKEY_1                                                                   (0x10008184)
#define ECC_REG_ECC_PRIVKEY_1                                                                       (0x184)
#define CLP_ECC_REG_ECC_PRIVKEY_2                                                                   (0x10008188)
#define ECC_REG_ECC_PRIVKEY_2                                                                       (0x188)
#define CLP_ECC_REG_ECC_PRIVKEY_3                                                                   (0x1000818c)
#define ECC_REG_ECC_PRIVKEY_3                                                                       (0x18c)
#define CLP_ECC_REG_ECC_PRIVKEY_4                                                                   (0x10008190)
#define ECC_REG_ECC_PRIVKEY_4                                                                       (0x190)
#define CLP_ECC_REG_ECC_PRIVKEY_5                                                                   (0x10008194)
#define ECC_REG_ECC_PRIVKEY_5                                                                       (0x194)
#define CLP_ECC_REG_ECC_PRIVKEY_6                                                                   (0x10008198)
#define ECC_REG_ECC_PRIVKEY_6                                                                       (0x198)
#define CLP_ECC_REG_ECC_PRIVKEY_7                                                                   (0x1000819c)
#define ECC_REG_ECC_PRIVKEY_7                                                                       (0x19c)
#define CLP_ECC_REG_ECC_PRIVKEY_8                                                                   (0x100081a0)
#define ECC_REG_ECC_PRIVKEY_8                                                                       (0x1a0)
#define CLP_ECC_REG_ECC_PRIVKEY_9                                                                   (0x100081a4)
#define ECC_REG_ECC_PRIVKEY_9                                                                       (0x1a4)
#define CLP_ECC_REG_ECC_PRIVKEY_10                                                                  (0x100081a8)
#define ECC_REG_ECC_PRIVKEY_10                                                                      (0x1a8)
#define CLP_ECC_REG_ECC_PRIVKEY_11                                                                  (0x100081ac)
#define ECC_REG_ECC_PRIVKEY_11                                                                      (0x1ac)
#define CLP_ECC_REG_ECC_PUBKEY_X_0                                                                  (0x10008200)
#define ECC_REG_ECC_PUBKEY_X_0                                                                      (0x200)
#define CLP_ECC_REG_ECC_PUBKEY_X_1                                                                  (0x10008204)
#define ECC_REG_ECC_PUBKEY_X_1                                                                      (0x204)
#define CLP_ECC_REG_ECC_PUBKEY_X_2                                                                  (0x10008208)
#define ECC_REG_ECC_PUBKEY_X_2                                                                      (0x208)
#define CLP_ECC_REG_ECC_PUBKEY_X_3                                                                  (0x1000820c)
#define ECC_REG_ECC_PUBKEY_X_3                                                                      (0x20c)
#define CLP_ECC_REG_ECC_PUBKEY_X_4                                                                  (0x10008210)
#define ECC_REG_ECC_PUBKEY_X_4                                                                      (0x210)
#define CLP_ECC_REG_ECC_PUBKEY_X_5                                                                  (0x10008214)
#define ECC_REG_ECC_PUBKEY_X_5                                                                      (0x214)
#define CLP_ECC_REG_ECC_PUBKEY_X_6                                                                  (0x10008218)
#define ECC_REG_ECC_PUBKEY_X_6                                                                      (0x218)
#define CLP_ECC_REG_ECC_PUBKEY_X_7                                                                  (0x1000821c)
#define ECC_REG_ECC_PUBKEY_X_7                                                                      (0x21c)
#define CLP_ECC_REG_ECC_PUBKEY_X_8                                                                  (0x10008220)
#define ECC_REG_ECC_PUBKEY_X_8                                                                      (0x220)
#define CLP_ECC_REG_ECC_PUBKEY_X_9                                                                  (0x10008224)
#define ECC_REG_ECC_PUBKEY_X_9                                                                      (0x224)
#define CLP_ECC_REG_ECC_PUBKEY_X_10                                                                 (0x10008228)
#define ECC_REG_ECC_PUBKEY_X_10                                                                     (0x228)
#define CLP_ECC_REG_ECC_PUBKEY_X_11                                                                 (0x1000822c)
#define ECC_REG_ECC_PUBKEY_X_11                                                                     (0x22c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_0                                                                  (0x10008280)
#define ECC_REG_ECC_PUBKEY_Y_0                                                                      (0x280)
#define CLP_ECC_REG_ECC_PUBKEY_Y_1                                                                  (0x10008284)
#define ECC_REG_ECC_PUBKEY_Y_1                                                                      (0x284)
#define CLP_ECC_REG_ECC_PUBKEY_Y_2                                                                  (0x10008288)
#define ECC_REG_ECC_PUBKEY_Y_2                                                                      (0x288)
#define CLP_ECC_REG_ECC_PUBKEY_Y_3                                                                  (0x1000828c)
#define ECC_REG_ECC_PUBKEY_Y_3                                                                      (0x28c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_4                                                                  (0x10008290)
#define ECC_REG_ECC_PUBKEY_Y_4                                                                      (0x290)
#define CLP_ECC_REG_ECC_PUBKEY_Y_5                                                                  (0x10008294)
#define ECC_REG_ECC_PUBKEY_Y_5                                                                      (0x294)
#define CLP_ECC_REG_ECC_PUBKEY_Y_6                                                                  (0x10008298)
#define ECC_REG_ECC_PUBKEY_Y_6                                                                      (0x298)
#define CLP_ECC_REG_ECC_PUBKEY_Y_7                                                                  (0x1000829c)
#define ECC_REG_ECC_PUBKEY_Y_7                                                                      (0x29c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_8                                                                  (0x100082a0)
#define ECC_REG_ECC_PUBKEY_Y_8                                                                      (0x2a0)
#define CLP_ECC_REG_ECC_PUBKEY_Y_9                                                                  (0x100082a4)
#define ECC_REG_ECC_PUBKEY_Y_9                                                                      (0x2a4)
#define CLP_ECC_REG_ECC_PUBKEY_Y_10                                                                 (0x100082a8)
#define ECC_REG_ECC_PUBKEY_Y_10                                                                     (0x2a8)
#define CLP_ECC_REG_ECC_PUBKEY_Y_11                                                                 (0x100082ac)
#define ECC_REG_ECC_PUBKEY_Y_11                                                                     (0x2ac)
#define CLP_ECC_REG_ECC_SIGN_R_0                                                                    (0x10008300)
#define ECC_REG_ECC_SIGN_R_0                                                                        (0x300)
#define CLP_ECC_REG_ECC_SIGN_R_1                                                                    (0x10008304)
#define ECC_REG_ECC_SIGN_R_1                                                                        (0x304)
#define CLP_ECC_REG_ECC_SIGN_R_2                                                                    (0x10008308)
#define ECC_REG_ECC_SIGN_R_2                                                                        (0x308)
#define CLP_ECC_REG_ECC_SIGN_R_3                                                                    (0x1000830c)
#define ECC_REG_ECC_SIGN_R_3                                                                        (0x30c)
#define CLP_ECC_REG_ECC_SIGN_R_4                                                                    (0x10008310)
#define ECC_REG_ECC_SIGN_R_4                                                                        (0x310)
#define CLP_ECC_REG_ECC_SIGN_R_5                                                                    (0x10008314)
#define ECC_REG_ECC_SIGN_R_5                                                                        (0x314)
#define CLP_ECC_REG_ECC_SIGN_R_6                                                                    (0x10008318)
#define ECC_REG_ECC_SIGN_R_6                                                                        (0x318)
#define CLP_ECC_REG_ECC_SIGN_R_7                                                                    (0x1000831c)
#define ECC_REG_ECC_SIGN_R_7                                                                        (0x31c)
#define CLP_ECC_REG_ECC_SIGN_R_8                                                                    (0x10008320)
#define ECC_REG_ECC_SIGN_R_8                                                                        (0x320)
#define CLP_ECC_REG_ECC_SIGN_R_9                                                                    (0x10008324)
#define ECC_REG_ECC_SIGN_R_9                                                                        (0x324)
#define CLP_ECC_REG_ECC_SIGN_R_10                                                                   (0x10008328)
#define ECC_REG_ECC_SIGN_R_10                                                                       (0x328)
#define CLP_ECC_REG_ECC_SIGN_R_11                                                                   (0x1000832c)
#define ECC_REG_ECC_SIGN_R_11                                                                       (0x32c)
#define CLP_ECC_REG_ECC_SIGN_S_0                                                                    (0x10008380)
#define ECC_REG_ECC_SIGN_S_0                                                                        (0x380)
#define CLP_ECC_REG_ECC_SIGN_S_1                                                                    (0x10008384)
#define ECC_REG_ECC_SIGN_S_1                                                                        (0x384)
#define CLP_ECC_REG_ECC_SIGN_S_2                                                                    (0x10008388)
#define ECC_REG_ECC_SIGN_S_2                                                                        (0x388)
#define CLP_ECC_REG_ECC_SIGN_S_3                                                                    (0x1000838c)
#define ECC_REG_ECC_SIGN_S_3                                                                        (0x38c)
#define CLP_ECC_REG_ECC_SIGN_S_4                                                                    (0x10008390)
#define ECC_REG_ECC_SIGN_S_4                                                                        (0x390)
#define CLP_ECC_REG_ECC_SIGN_S_5                                                                    (0x10008394)
#define ECC_REG_ECC_SIGN_S_5                                                                        (0x394)
#define CLP_ECC_REG_ECC_SIGN_S_6                                                                    (0x10008398)
#define ECC_REG_ECC_SIGN_S_6                                                                        (0x398)
#define CLP_ECC_REG_ECC_SIGN_S_7                                                                    (0x1000839c)
#define ECC_REG_ECC_SIGN_S_7                                                                        (0x39c)
#define CLP_ECC_REG_ECC_SIGN_S_8                                                                    (0x100083a0)
#define ECC_REG_ECC_SIGN_S_8                                                                        (0x3a0)
#define CLP_ECC_REG_ECC_SIGN_S_9                                                                    (0x100083a4)
#define ECC_REG_ECC_SIGN_S_9                                                                        (0x3a4)
#define CLP_ECC_REG_ECC_SIGN_S_10                                                                   (0x100083a8)
#define ECC_REG_ECC_SIGN_S_10                                                                       (0x3a8)
#define CLP_ECC_REG_ECC_SIGN_S_11                                                                   (0x100083ac)
#define ECC_REG_ECC_SIGN_S_11                                                                       (0x3ac)
#define CLP_ECC_REG_ECC_VERIFY_R_0                                                                  (0x10008400)
#define ECC_REG_ECC_VERIFY_R_0                                                                      (0x400)
#define CLP_ECC_REG_ECC_VERIFY_R_1                                                                  (0x10008404)
#define ECC_REG_ECC_VERIFY_R_1                                                                      (0x404)
#define CLP_ECC_REG_ECC_VERIFY_R_2                                                                  (0x10008408)
#define ECC_REG_ECC_VERIFY_R_2                                                                      (0x408)
#define CLP_ECC_REG_ECC_VERIFY_R_3                                                                  (0x1000840c)
#define ECC_REG_ECC_VERIFY_R_3                                                                      (0x40c)
#define CLP_ECC_REG_ECC_VERIFY_R_4                                                                  (0x10008410)
#define ECC_REG_ECC_VERIFY_R_4                                                                      (0x410)
#define CLP_ECC_REG_ECC_VERIFY_R_5                                                                  (0x10008414)
#define ECC_REG_ECC_VERIFY_R_5                                                                      (0x414)
#define CLP_ECC_REG_ECC_VERIFY_R_6                                                                  (0x10008418)
#define ECC_REG_ECC_VERIFY_R_6                                                                      (0x418)
#define CLP_ECC_REG_ECC_VERIFY_R_7                                                                  (0x1000841c)
#define ECC_REG_ECC_VERIFY_R_7                                                                      (0x41c)
#define CLP_ECC_REG_ECC_VERIFY_R_8                                                                  (0x10008420)
#define ECC_REG_ECC_VERIFY_R_8                                                                      (0x420)
#define CLP_ECC_REG_ECC_VERIFY_R_9                                                                  (0x10008424)
#define ECC_REG_ECC_VERIFY_R_9                                                                      (0x424)
#define CLP_ECC_REG_ECC_VERIFY_R_10                                                                 (0x10008428)
#define ECC_REG_ECC_VERIFY_R_10                                                                     (0x428)
#define CLP_ECC_REG_ECC_VERIFY_R_11                                                                 (0x1000842c)
#define ECC_REG_ECC_VERIFY_R_11                                                                     (0x42c)
#define CLP_ECC_REG_ECC_IV_0                                                                        (0x10008480)
#define ECC_REG_ECC_IV_0                                                                            (0x480)
#define CLP_ECC_REG_ECC_IV_1                                                                        (0x10008484)
#define ECC_REG_ECC_IV_1                                                                            (0x484)
#define CLP_ECC_REG_ECC_IV_2                                                                        (0x10008488)
#define ECC_REG_ECC_IV_2                                                                            (0x488)
#define CLP_ECC_REG_ECC_IV_3                                                                        (0x1000848c)
#define ECC_REG_ECC_IV_3                                                                            (0x48c)
#define CLP_ECC_REG_ECC_IV_4                                                                        (0x10008490)
#define ECC_REG_ECC_IV_4                                                                            (0x490)
#define CLP_ECC_REG_ECC_IV_5                                                                        (0x10008494)
#define ECC_REG_ECC_IV_5                                                                            (0x494)
#define CLP_ECC_REG_ECC_IV_6                                                                        (0x10008498)
#define ECC_REG_ECC_IV_6                                                                            (0x498)
#define CLP_ECC_REG_ECC_IV_7                                                                        (0x1000849c)
#define ECC_REG_ECC_IV_7                                                                            (0x49c)
#define CLP_ECC_REG_ECC_IV_8                                                                        (0x100084a0)
#define ECC_REG_ECC_IV_8                                                                            (0x4a0)
#define CLP_ECC_REG_ECC_IV_9                                                                        (0x100084a4)
#define ECC_REG_ECC_IV_9                                                                            (0x4a4)
#define CLP_ECC_REG_ECC_IV_10                                                                       (0x100084a8)
#define ECC_REG_ECC_IV_10                                                                           (0x4a8)
#define CLP_ECC_REG_ECC_IV_11                                                                       (0x100084ac)
#define ECC_REG_ECC_IV_11                                                                           (0x4ac)
#define CLP_ECC_REG_ECC_KV_RD_PKEY_CTRL                                                             (0x10008600)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL                                                                 (0x600)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_EN_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_EN_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_ENTRY_LOW                                                  (1)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_ENTRY_MASK                                                 (0xe)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_ENTRY_IS_PCR_LOW                                                (4)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_ENTRY_IS_PCR_MASK                                               (0x10)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_ENTRY_DATA_SIZE_LOW                                             (5)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_ENTRY_DATA_SIZE_MASK                                            (0x3e0)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_RSVD_LOW                                                        (10)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_RSVD_MASK                                                       (0x7ffffc00)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_DONE_LOW                                                   (31)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_DONE_MASK                                                  (0x80000000)
#define CLP_ECC_REG_ECC_KV_RD_SEED_CTRL                                                             (0x10008604)
#define ECC_REG_ECC_KV_RD_SEED_CTRL                                                                 (0x604)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_EN_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_EN_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_ENTRY_LOW                                                  (1)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_ENTRY_MASK                                                 (0xe)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_ENTRY_IS_PCR_LOW                                                (4)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_ENTRY_IS_PCR_MASK                                               (0x10)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_ENTRY_DATA_SIZE_LOW                                             (5)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_ENTRY_DATA_SIZE_MASK                                            (0x3e0)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_RSVD_LOW                                                        (10)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_RSVD_MASK                                                       (0x7ffffc00)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_DONE_LOW                                                   (31)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_DONE_MASK                                                  (0x80000000)
#define CLP_ECC_REG_ECC_KV_RD_MSG_CTRL                                                              (0x10008608)
#define ECC_REG_ECC_KV_RD_MSG_CTRL                                                                  (0x608)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_EN_LOW                                                      (0)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_EN_MASK                                                     (0x1)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_ENTRY_LOW                                                   (1)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_ENTRY_MASK                                                  (0xe)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_ENTRY_IS_PCR_LOW                                                 (4)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_ENTRY_IS_PCR_MASK                                                (0x10)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_ENTRY_DATA_SIZE_LOW                                              (5)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_ENTRY_DATA_SIZE_MASK                                             (0x3e0)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_RSVD_LOW                                                         (10)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_RSVD_MASK                                                        (0x7ffffc00)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_DONE_LOW                                                    (31)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_DONE_MASK                                                   (0x80000000)
#define CLP_ECC_REG_ECC_KV_WR_PKEY_CTRL                                                             (0x1000860c)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL                                                                 (0x60c)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_EN_LOW                                                    (0)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_EN_MASK                                                   (0x1)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_ENTRY_LOW                                                 (1)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_ENTRY_MASK                                                (0xe)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ENTRY_IS_PCR_LOW                                                (4)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ENTRY_IS_PCR_MASK                                               (0x10)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_KEY_DEST_VALID_LOW                                         (5)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_KEY_DEST_VALID_MASK                                        (0x20)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                       (6)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                      (0x40)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_SHA_BLOCK_DEST_VALID_LOW                                        (7)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_SHA_BLOCK_DEST_VALID_MASK                                       (0x80)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_PKEY_DEST_VALID_LOW                                         (8)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_PKEY_DEST_VALID_MASK                                        (0x100)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_SEED_DEST_VALID_LOW                                         (9)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_SEED_DEST_VALID_MASK                                        (0x200)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_MSG_DEST_VALID_LOW                                          (10)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_MSG_DEST_VALID_MASK                                         (0x400)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_RSVD_LOW                                                        (11)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_RSVD_MASK                                                       (0x7ffff800)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_DONE_LOW                                                  (31)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_DONE_MASK                                                 (0x80000000)
#define CLP_ECC_REG_INTR_BLOCK_RF_START                                                             (0x10008800)
#define CLP_ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                  (0x10008800)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                      (0x800)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                         (0)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                        (0x1)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                         (1)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                        (0x2)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                   (0x10008804)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                       (0x804)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_LOW                                 (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_MASK                                (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                   (0x10008808)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                       (0x808)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                 (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                                (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                               (0x1000880c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                   (0x80c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                               (0x10008810)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                   (0x810)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                             (0x10008814)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                 (0x814)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_LOW                          (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_MASK                         (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                             (0x10008818)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                 (0x818)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                          (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                         (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                 (0x1000881c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                     (0x81c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_LOW                             (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_MASK                            (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                 (0x10008820)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                     (0x820)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                             (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                            (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                       (0x10008900)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                           (0x900)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                       (0x10008980)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                           (0x980)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                  (0x10008a00)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                      (0xa00)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                  (0x10008a04)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                      (0xa04)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_HMAC_REG_BASE_ADDR                                                                      (0x10010000)
#define CLP_HMAC_REG_HMAC384_NAME_0                                                                 (0x10010000)
#define HMAC_REG_HMAC384_NAME_0                                                                     (0x0)
#define CLP_HMAC_REG_HMAC384_NAME_1                                                                 (0x10010004)
#define HMAC_REG_HMAC384_NAME_1                                                                     (0x4)
#define CLP_HMAC_REG_HMAC384_VERSION_0                                                              (0x10010008)
#define HMAC_REG_HMAC384_VERSION_0                                                                  (0x8)
#define CLP_HMAC_REG_HMAC384_VERSION_1                                                              (0x1001000c)
#define HMAC_REG_HMAC384_VERSION_1                                                                  (0xc)
#define CLP_HMAC_REG_HMAC384_CTRL                                                                   (0x10010010)
#define HMAC_REG_HMAC384_CTRL                                                                       (0x10)
#define HMAC_REG_HMAC384_CTRL_INIT_LOW                                                              (0)
#define HMAC_REG_HMAC384_CTRL_INIT_MASK                                                             (0x1)
#define HMAC_REG_HMAC384_CTRL_NEXT_LOW                                                              (1)
#define HMAC_REG_HMAC384_CTRL_NEXT_MASK                                                             (0x2)
#define CLP_HMAC_REG_HMAC384_STATUS                                                                 (0x10010018)
#define HMAC_REG_HMAC384_STATUS                                                                     (0x18)
#define HMAC_REG_HMAC384_STATUS_READY_LOW                                                           (0)
#define HMAC_REG_HMAC384_STATUS_READY_MASK                                                          (0x1)
#define HMAC_REG_HMAC384_STATUS_VALID_LOW                                                           (1)
#define HMAC_REG_HMAC384_STATUS_VALID_MASK                                                          (0x2)
#define CLP_HMAC_REG_HMAC384_KEY_0                                                                  (0x10010040)
#define HMAC_REG_HMAC384_KEY_0                                                                      (0x40)
#define CLP_HMAC_REG_HMAC384_KEY_1                                                                  (0x10010044)
#define HMAC_REG_HMAC384_KEY_1                                                                      (0x44)
#define CLP_HMAC_REG_HMAC384_KEY_2                                                                  (0x10010048)
#define HMAC_REG_HMAC384_KEY_2                                                                      (0x48)
#define CLP_HMAC_REG_HMAC384_KEY_3                                                                  (0x1001004c)
#define HMAC_REG_HMAC384_KEY_3                                                                      (0x4c)
#define CLP_HMAC_REG_HMAC384_KEY_4                                                                  (0x10010050)
#define HMAC_REG_HMAC384_KEY_4                                                                      (0x50)
#define CLP_HMAC_REG_HMAC384_KEY_5                                                                  (0x10010054)
#define HMAC_REG_HMAC384_KEY_5                                                                      (0x54)
#define CLP_HMAC_REG_HMAC384_KEY_6                                                                  (0x10010058)
#define HMAC_REG_HMAC384_KEY_6                                                                      (0x58)
#define CLP_HMAC_REG_HMAC384_KEY_7                                                                  (0x1001005c)
#define HMAC_REG_HMAC384_KEY_7                                                                      (0x5c)
#define CLP_HMAC_REG_HMAC384_KEY_8                                                                  (0x10010060)
#define HMAC_REG_HMAC384_KEY_8                                                                      (0x60)
#define CLP_HMAC_REG_HMAC384_KEY_9                                                                  (0x10010064)
#define HMAC_REG_HMAC384_KEY_9                                                                      (0x64)
#define CLP_HMAC_REG_HMAC384_KEY_10                                                                 (0x10010068)
#define HMAC_REG_HMAC384_KEY_10                                                                     (0x68)
#define CLP_HMAC_REG_HMAC384_KEY_11                                                                 (0x1001006c)
#define HMAC_REG_HMAC384_KEY_11                                                                     (0x6c)
#define CLP_HMAC_REG_HMAC384_BLOCK_0                                                                (0x10010080)
#define HMAC_REG_HMAC384_BLOCK_0                                                                    (0x80)
#define CLP_HMAC_REG_HMAC384_BLOCK_1                                                                (0x10010084)
#define HMAC_REG_HMAC384_BLOCK_1                                                                    (0x84)
#define CLP_HMAC_REG_HMAC384_BLOCK_2                                                                (0x10010088)
#define HMAC_REG_HMAC384_BLOCK_2                                                                    (0x88)
#define CLP_HMAC_REG_HMAC384_BLOCK_3                                                                (0x1001008c)
#define HMAC_REG_HMAC384_BLOCK_3                                                                    (0x8c)
#define CLP_HMAC_REG_HMAC384_BLOCK_4                                                                (0x10010090)
#define HMAC_REG_HMAC384_BLOCK_4                                                                    (0x90)
#define CLP_HMAC_REG_HMAC384_BLOCK_5                                                                (0x10010094)
#define HMAC_REG_HMAC384_BLOCK_5                                                                    (0x94)
#define CLP_HMAC_REG_HMAC384_BLOCK_6                                                                (0x10010098)
#define HMAC_REG_HMAC384_BLOCK_6                                                                    (0x98)
#define CLP_HMAC_REG_HMAC384_BLOCK_7                                                                (0x1001009c)
#define HMAC_REG_HMAC384_BLOCK_7                                                                    (0x9c)
#define CLP_HMAC_REG_HMAC384_BLOCK_8                                                                (0x100100a0)
#define HMAC_REG_HMAC384_BLOCK_8                                                                    (0xa0)
#define CLP_HMAC_REG_HMAC384_BLOCK_9                                                                (0x100100a4)
#define HMAC_REG_HMAC384_BLOCK_9                                                                    (0xa4)
#define CLP_HMAC_REG_HMAC384_BLOCK_10                                                               (0x100100a8)
#define HMAC_REG_HMAC384_BLOCK_10                                                                   (0xa8)
#define CLP_HMAC_REG_HMAC384_BLOCK_11                                                               (0x100100ac)
#define HMAC_REG_HMAC384_BLOCK_11                                                                   (0xac)
#define CLP_HMAC_REG_HMAC384_BLOCK_12                                                               (0x100100b0)
#define HMAC_REG_HMAC384_BLOCK_12                                                                   (0xb0)
#define CLP_HMAC_REG_HMAC384_BLOCK_13                                                               (0x100100b4)
#define HMAC_REG_HMAC384_BLOCK_13                                                                   (0xb4)
#define CLP_HMAC_REG_HMAC384_BLOCK_14                                                               (0x100100b8)
#define HMAC_REG_HMAC384_BLOCK_14                                                                   (0xb8)
#define CLP_HMAC_REG_HMAC384_BLOCK_15                                                               (0x100100bc)
#define HMAC_REG_HMAC384_BLOCK_15                                                                   (0xbc)
#define CLP_HMAC_REG_HMAC384_BLOCK_16                                                               (0x100100c0)
#define HMAC_REG_HMAC384_BLOCK_16                                                                   (0xc0)
#define CLP_HMAC_REG_HMAC384_BLOCK_17                                                               (0x100100c4)
#define HMAC_REG_HMAC384_BLOCK_17                                                                   (0xc4)
#define CLP_HMAC_REG_HMAC384_BLOCK_18                                                               (0x100100c8)
#define HMAC_REG_HMAC384_BLOCK_18                                                                   (0xc8)
#define CLP_HMAC_REG_HMAC384_BLOCK_19                                                               (0x100100cc)
#define HMAC_REG_HMAC384_BLOCK_19                                                                   (0xcc)
#define CLP_HMAC_REG_HMAC384_BLOCK_20                                                               (0x100100d0)
#define HMAC_REG_HMAC384_BLOCK_20                                                                   (0xd0)
#define CLP_HMAC_REG_HMAC384_BLOCK_21                                                               (0x100100d4)
#define HMAC_REG_HMAC384_BLOCK_21                                                                   (0xd4)
#define CLP_HMAC_REG_HMAC384_BLOCK_22                                                               (0x100100d8)
#define HMAC_REG_HMAC384_BLOCK_22                                                                   (0xd8)
#define CLP_HMAC_REG_HMAC384_BLOCK_23                                                               (0x100100dc)
#define HMAC_REG_HMAC384_BLOCK_23                                                                   (0xdc)
#define CLP_HMAC_REG_HMAC384_BLOCK_24                                                               (0x100100e0)
#define HMAC_REG_HMAC384_BLOCK_24                                                                   (0xe0)
#define CLP_HMAC_REG_HMAC384_BLOCK_25                                                               (0x100100e4)
#define HMAC_REG_HMAC384_BLOCK_25                                                                   (0xe4)
#define CLP_HMAC_REG_HMAC384_BLOCK_26                                                               (0x100100e8)
#define HMAC_REG_HMAC384_BLOCK_26                                                                   (0xe8)
#define CLP_HMAC_REG_HMAC384_BLOCK_27                                                               (0x100100ec)
#define HMAC_REG_HMAC384_BLOCK_27                                                                   (0xec)
#define CLP_HMAC_REG_HMAC384_BLOCK_28                                                               (0x100100f0)
#define HMAC_REG_HMAC384_BLOCK_28                                                                   (0xf0)
#define CLP_HMAC_REG_HMAC384_BLOCK_29                                                               (0x100100f4)
#define HMAC_REG_HMAC384_BLOCK_29                                                                   (0xf4)
#define CLP_HMAC_REG_HMAC384_BLOCK_30                                                               (0x100100f8)
#define HMAC_REG_HMAC384_BLOCK_30                                                                   (0xf8)
#define CLP_HMAC_REG_HMAC384_BLOCK_31                                                               (0x100100fc)
#define HMAC_REG_HMAC384_BLOCK_31                                                                   (0xfc)
#define CLP_HMAC_REG_HMAC384_TAG_0                                                                  (0x10010100)
#define HMAC_REG_HMAC384_TAG_0                                                                      (0x100)
#define CLP_HMAC_REG_HMAC384_TAG_1                                                                  (0x10010104)
#define HMAC_REG_HMAC384_TAG_1                                                                      (0x104)
#define CLP_HMAC_REG_HMAC384_TAG_2                                                                  (0x10010108)
#define HMAC_REG_HMAC384_TAG_2                                                                      (0x108)
#define CLP_HMAC_REG_HMAC384_TAG_3                                                                  (0x1001010c)
#define HMAC_REG_HMAC384_TAG_3                                                                      (0x10c)
#define CLP_HMAC_REG_HMAC384_TAG_4                                                                  (0x10010110)
#define HMAC_REG_HMAC384_TAG_4                                                                      (0x110)
#define CLP_HMAC_REG_HMAC384_TAG_5                                                                  (0x10010114)
#define HMAC_REG_HMAC384_TAG_5                                                                      (0x114)
#define CLP_HMAC_REG_HMAC384_TAG_6                                                                  (0x10010118)
#define HMAC_REG_HMAC384_TAG_6                                                                      (0x118)
#define CLP_HMAC_REG_HMAC384_TAG_7                                                                  (0x1001011c)
#define HMAC_REG_HMAC384_TAG_7                                                                      (0x11c)
#define CLP_HMAC_REG_HMAC384_TAG_8                                                                  (0x10010120)
#define HMAC_REG_HMAC384_TAG_8                                                                      (0x120)
#define CLP_HMAC_REG_HMAC384_TAG_9                                                                  (0x10010124)
#define HMAC_REG_HMAC384_TAG_9                                                                      (0x124)
#define CLP_HMAC_REG_HMAC384_TAG_10                                                                 (0x10010128)
#define HMAC_REG_HMAC384_TAG_10                                                                     (0x128)
#define CLP_HMAC_REG_HMAC384_TAG_11                                                                 (0x1001012c)
#define HMAC_REG_HMAC384_TAG_11                                                                     (0x12c)
#define CLP_HMAC_REG_HMAC384_KV_RD_KEY_CTRL                                                         (0x10010600)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL                                                             (0x600)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_EN_LOW                                                 (0)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_EN_MASK                                                (0x1)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_ENTRY_LOW                                              (1)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_ENTRY_MASK                                             (0xe)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_ENTRY_IS_PCR_LOW                                            (4)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_ENTRY_IS_PCR_MASK                                           (0x10)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_ENTRY_DATA_SIZE_LOW                                         (5)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_ENTRY_DATA_SIZE_MASK                                        (0x3e0)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_RSVD_LOW                                                    (10)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_RSVD_MASK                                                   (0x7ffffc00)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_DONE_LOW                                               (31)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_DONE_MASK                                              (0x80000000)
#define CLP_HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL                                                       (0x10010604)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL                                                           (0x604)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_EN_LOW                                               (0)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_EN_MASK                                              (0x1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_ENTRY_LOW                                            (1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_ENTRY_MASK                                           (0xe)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_ENTRY_IS_PCR_LOW                                          (4)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_ENTRY_IS_PCR_MASK                                         (0x10)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_ENTRY_DATA_SIZE_LOW                                       (5)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_ENTRY_DATA_SIZE_MASK                                      (0x3e0)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_RSVD_LOW                                                  (10)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_RSVD_MASK                                                 (0x7ffffc00)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_DONE_LOW                                             (31)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_DONE_MASK                                            (0x80000000)
#define CLP_HMAC_REG_HMAC384_KV_WR_CTRL                                                             (0x10010608)
#define HMAC_REG_HMAC384_KV_WR_CTRL                                                                 (0x608)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_EN_LOW                                                    (0)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_EN_MASK                                                   (0x1)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_ENTRY_LOW                                                 (1)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_ENTRY_MASK                                                (0xe)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ENTRY_IS_PCR_LOW                                                (4)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ENTRY_IS_PCR_MASK                                               (0x10)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_KEY_DEST_VALID_LOW                                         (5)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_KEY_DEST_VALID_MASK                                        (0x20)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                       (6)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                      (0x40)
#define HMAC_REG_HMAC384_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_LOW                                        (7)
#define HMAC_REG_HMAC384_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_MASK                                       (0x80)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_PKEY_DEST_VALID_LOW                                         (8)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_PKEY_DEST_VALID_MASK                                        (0x100)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_SEED_DEST_VALID_LOW                                         (9)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_SEED_DEST_VALID_MASK                                        (0x200)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_MSG_DEST_VALID_LOW                                          (10)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_MSG_DEST_VALID_MASK                                         (0x400)
#define HMAC_REG_HMAC384_KV_WR_CTRL_RSVD_LOW                                                        (11)
#define HMAC_REG_HMAC384_KV_WR_CTRL_RSVD_MASK                                                       (0x7ffff800)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_DONE_LOW                                                  (31)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_DONE_MASK                                                 (0x80000000)
#define CLP_HMAC_REG_INTR_BLOCK_RF_START                                                            (0x10010800)
#define CLP_HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                 (0x10010800)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                     (0x800)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                        (0)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                       (0x1)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                        (1)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                       (0x2)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                  (0x10010804)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                      (0x804)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                        (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                       (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                        (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                       (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                        (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                       (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                        (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                       (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                  (0x10010808)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                      (0x808)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                               (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                              (0x1001080c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                  (0x80c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                      (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                     (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                              (0x10010810)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                  (0x810)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                      (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                     (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                            (0x10010814)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                (0x814)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                                 (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                                (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                                 (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                                (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                                 (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                                (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                                 (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                                (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                            (0x10010818)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                (0x818)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                         (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                        (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                (0x1001081c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                    (0x81c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                    (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                   (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                    (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                   (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                    (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                   (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                    (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                   (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                (0x10010820)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                    (0x820)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                            (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                           (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                              (0x10010900)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                  (0x900)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                              (0x10010904)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                  (0x904)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                              (0x10010908)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                  (0x908)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                              (0x1001090c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                  (0x90c)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                      (0x10010980)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                          (0x980)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                         (0x10010a00)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                             (0xa00)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                         (0x10010a04)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                             (0xa04)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                         (0x10010a08)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                             (0xa08)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                         (0x10010a0c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                             (0xa0c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                 (0x10010a10)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                     (0xa10)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_KV_REG_BASE_ADDR                                                                        (0x10018000)
#define CLP_KV_REG_PCR_ENTRY_0_0                                                                    (0x10018000)
#define KV_REG_PCR_ENTRY_0_0                                                                        (0x0)
#define CLP_KV_REG_PCR_ENTRY_0_1                                                                    (0x10018004)
#define KV_REG_PCR_ENTRY_0_1                                                                        (0x4)
#define CLP_KV_REG_PCR_ENTRY_0_2                                                                    (0x10018008)
#define KV_REG_PCR_ENTRY_0_2                                                                        (0x8)
#define CLP_KV_REG_PCR_ENTRY_0_3                                                                    (0x1001800c)
#define KV_REG_PCR_ENTRY_0_3                                                                        (0xc)
#define CLP_KV_REG_PCR_ENTRY_0_4                                                                    (0x10018010)
#define KV_REG_PCR_ENTRY_0_4                                                                        (0x10)
#define CLP_KV_REG_PCR_ENTRY_0_5                                                                    (0x10018014)
#define KV_REG_PCR_ENTRY_0_5                                                                        (0x14)
#define CLP_KV_REG_PCR_ENTRY_0_6                                                                    (0x10018018)
#define KV_REG_PCR_ENTRY_0_6                                                                        (0x18)
#define CLP_KV_REG_PCR_ENTRY_0_7                                                                    (0x1001801c)
#define KV_REG_PCR_ENTRY_0_7                                                                        (0x1c)
#define CLP_KV_REG_PCR_ENTRY_0_8                                                                    (0x10018020)
#define KV_REG_PCR_ENTRY_0_8                                                                        (0x20)
#define CLP_KV_REG_PCR_ENTRY_0_9                                                                    (0x10018024)
#define KV_REG_PCR_ENTRY_0_9                                                                        (0x24)
#define CLP_KV_REG_PCR_ENTRY_0_10                                                                   (0x10018028)
#define KV_REG_PCR_ENTRY_0_10                                                                       (0x28)
#define CLP_KV_REG_PCR_ENTRY_0_11                                                                   (0x1001802c)
#define KV_REG_PCR_ENTRY_0_11                                                                       (0x2c)
#define CLP_KV_REG_PCR_ENTRY_0_12                                                                   (0x10018030)
#define KV_REG_PCR_ENTRY_0_12                                                                       (0x30)
#define CLP_KV_REG_PCR_ENTRY_0_13                                                                   (0x10018034)
#define KV_REG_PCR_ENTRY_0_13                                                                       (0x34)
#define CLP_KV_REG_PCR_ENTRY_0_14                                                                   (0x10018038)
#define KV_REG_PCR_ENTRY_0_14                                                                       (0x38)
#define CLP_KV_REG_PCR_ENTRY_0_15                                                                   (0x1001803c)
#define KV_REG_PCR_ENTRY_0_15                                                                       (0x3c)
#define CLP_KV_REG_PCR_ENTRY_1_0                                                                    (0x10018040)
#define KV_REG_PCR_ENTRY_1_0                                                                        (0x40)
#define CLP_KV_REG_PCR_ENTRY_1_1                                                                    (0x10018044)
#define KV_REG_PCR_ENTRY_1_1                                                                        (0x44)
#define CLP_KV_REG_PCR_ENTRY_1_2                                                                    (0x10018048)
#define KV_REG_PCR_ENTRY_1_2                                                                        (0x48)
#define CLP_KV_REG_PCR_ENTRY_1_3                                                                    (0x1001804c)
#define KV_REG_PCR_ENTRY_1_3                                                                        (0x4c)
#define CLP_KV_REG_PCR_ENTRY_1_4                                                                    (0x10018050)
#define KV_REG_PCR_ENTRY_1_4                                                                        (0x50)
#define CLP_KV_REG_PCR_ENTRY_1_5                                                                    (0x10018054)
#define KV_REG_PCR_ENTRY_1_5                                                                        (0x54)
#define CLP_KV_REG_PCR_ENTRY_1_6                                                                    (0x10018058)
#define KV_REG_PCR_ENTRY_1_6                                                                        (0x58)
#define CLP_KV_REG_PCR_ENTRY_1_7                                                                    (0x1001805c)
#define KV_REG_PCR_ENTRY_1_7                                                                        (0x5c)
#define CLP_KV_REG_PCR_ENTRY_1_8                                                                    (0x10018060)
#define KV_REG_PCR_ENTRY_1_8                                                                        (0x60)
#define CLP_KV_REG_PCR_ENTRY_1_9                                                                    (0x10018064)
#define KV_REG_PCR_ENTRY_1_9                                                                        (0x64)
#define CLP_KV_REG_PCR_ENTRY_1_10                                                                   (0x10018068)
#define KV_REG_PCR_ENTRY_1_10                                                                       (0x68)
#define CLP_KV_REG_PCR_ENTRY_1_11                                                                   (0x1001806c)
#define KV_REG_PCR_ENTRY_1_11                                                                       (0x6c)
#define CLP_KV_REG_PCR_ENTRY_1_12                                                                   (0x10018070)
#define KV_REG_PCR_ENTRY_1_12                                                                       (0x70)
#define CLP_KV_REG_PCR_ENTRY_1_13                                                                   (0x10018074)
#define KV_REG_PCR_ENTRY_1_13                                                                       (0x74)
#define CLP_KV_REG_PCR_ENTRY_1_14                                                                   (0x10018078)
#define KV_REG_PCR_ENTRY_1_14                                                                       (0x78)
#define CLP_KV_REG_PCR_ENTRY_1_15                                                                   (0x1001807c)
#define KV_REG_PCR_ENTRY_1_15                                                                       (0x7c)
#define CLP_KV_REG_PCR_ENTRY_2_0                                                                    (0x10018080)
#define KV_REG_PCR_ENTRY_2_0                                                                        (0x80)
#define CLP_KV_REG_PCR_ENTRY_2_1                                                                    (0x10018084)
#define KV_REG_PCR_ENTRY_2_1                                                                        (0x84)
#define CLP_KV_REG_PCR_ENTRY_2_2                                                                    (0x10018088)
#define KV_REG_PCR_ENTRY_2_2                                                                        (0x88)
#define CLP_KV_REG_PCR_ENTRY_2_3                                                                    (0x1001808c)
#define KV_REG_PCR_ENTRY_2_3                                                                        (0x8c)
#define CLP_KV_REG_PCR_ENTRY_2_4                                                                    (0x10018090)
#define KV_REG_PCR_ENTRY_2_4                                                                        (0x90)
#define CLP_KV_REG_PCR_ENTRY_2_5                                                                    (0x10018094)
#define KV_REG_PCR_ENTRY_2_5                                                                        (0x94)
#define CLP_KV_REG_PCR_ENTRY_2_6                                                                    (0x10018098)
#define KV_REG_PCR_ENTRY_2_6                                                                        (0x98)
#define CLP_KV_REG_PCR_ENTRY_2_7                                                                    (0x1001809c)
#define KV_REG_PCR_ENTRY_2_7                                                                        (0x9c)
#define CLP_KV_REG_PCR_ENTRY_2_8                                                                    (0x100180a0)
#define KV_REG_PCR_ENTRY_2_8                                                                        (0xa0)
#define CLP_KV_REG_PCR_ENTRY_2_9                                                                    (0x100180a4)
#define KV_REG_PCR_ENTRY_2_9                                                                        (0xa4)
#define CLP_KV_REG_PCR_ENTRY_2_10                                                                   (0x100180a8)
#define KV_REG_PCR_ENTRY_2_10                                                                       (0xa8)
#define CLP_KV_REG_PCR_ENTRY_2_11                                                                   (0x100180ac)
#define KV_REG_PCR_ENTRY_2_11                                                                       (0xac)
#define CLP_KV_REG_PCR_ENTRY_2_12                                                                   (0x100180b0)
#define KV_REG_PCR_ENTRY_2_12                                                                       (0xb0)
#define CLP_KV_REG_PCR_ENTRY_2_13                                                                   (0x100180b4)
#define KV_REG_PCR_ENTRY_2_13                                                                       (0xb4)
#define CLP_KV_REG_PCR_ENTRY_2_14                                                                   (0x100180b8)
#define KV_REG_PCR_ENTRY_2_14                                                                       (0xb8)
#define CLP_KV_REG_PCR_ENTRY_2_15                                                                   (0x100180bc)
#define KV_REG_PCR_ENTRY_2_15                                                                       (0xbc)
#define CLP_KV_REG_PCR_ENTRY_3_0                                                                    (0x100180c0)
#define KV_REG_PCR_ENTRY_3_0                                                                        (0xc0)
#define CLP_KV_REG_PCR_ENTRY_3_1                                                                    (0x100180c4)
#define KV_REG_PCR_ENTRY_3_1                                                                        (0xc4)
#define CLP_KV_REG_PCR_ENTRY_3_2                                                                    (0x100180c8)
#define KV_REG_PCR_ENTRY_3_2                                                                        (0xc8)
#define CLP_KV_REG_PCR_ENTRY_3_3                                                                    (0x100180cc)
#define KV_REG_PCR_ENTRY_3_3                                                                        (0xcc)
#define CLP_KV_REG_PCR_ENTRY_3_4                                                                    (0x100180d0)
#define KV_REG_PCR_ENTRY_3_4                                                                        (0xd0)
#define CLP_KV_REG_PCR_ENTRY_3_5                                                                    (0x100180d4)
#define KV_REG_PCR_ENTRY_3_5                                                                        (0xd4)
#define CLP_KV_REG_PCR_ENTRY_3_6                                                                    (0x100180d8)
#define KV_REG_PCR_ENTRY_3_6                                                                        (0xd8)
#define CLP_KV_REG_PCR_ENTRY_3_7                                                                    (0x100180dc)
#define KV_REG_PCR_ENTRY_3_7                                                                        (0xdc)
#define CLP_KV_REG_PCR_ENTRY_3_8                                                                    (0x100180e0)
#define KV_REG_PCR_ENTRY_3_8                                                                        (0xe0)
#define CLP_KV_REG_PCR_ENTRY_3_9                                                                    (0x100180e4)
#define KV_REG_PCR_ENTRY_3_9                                                                        (0xe4)
#define CLP_KV_REG_PCR_ENTRY_3_10                                                                   (0x100180e8)
#define KV_REG_PCR_ENTRY_3_10                                                                       (0xe8)
#define CLP_KV_REG_PCR_ENTRY_3_11                                                                   (0x100180ec)
#define KV_REG_PCR_ENTRY_3_11                                                                       (0xec)
#define CLP_KV_REG_PCR_ENTRY_3_12                                                                   (0x100180f0)
#define KV_REG_PCR_ENTRY_3_12                                                                       (0xf0)
#define CLP_KV_REG_PCR_ENTRY_3_13                                                                   (0x100180f4)
#define KV_REG_PCR_ENTRY_3_13                                                                       (0xf4)
#define CLP_KV_REG_PCR_ENTRY_3_14                                                                   (0x100180f8)
#define KV_REG_PCR_ENTRY_3_14                                                                       (0xf8)
#define CLP_KV_REG_PCR_ENTRY_3_15                                                                   (0x100180fc)
#define KV_REG_PCR_ENTRY_3_15                                                                       (0xfc)
#define CLP_KV_REG_PCR_ENTRY_4_0                                                                    (0x10018100)
#define KV_REG_PCR_ENTRY_4_0                                                                        (0x100)
#define CLP_KV_REG_PCR_ENTRY_4_1                                                                    (0x10018104)
#define KV_REG_PCR_ENTRY_4_1                                                                        (0x104)
#define CLP_KV_REG_PCR_ENTRY_4_2                                                                    (0x10018108)
#define KV_REG_PCR_ENTRY_4_2                                                                        (0x108)
#define CLP_KV_REG_PCR_ENTRY_4_3                                                                    (0x1001810c)
#define KV_REG_PCR_ENTRY_4_3                                                                        (0x10c)
#define CLP_KV_REG_PCR_ENTRY_4_4                                                                    (0x10018110)
#define KV_REG_PCR_ENTRY_4_4                                                                        (0x110)
#define CLP_KV_REG_PCR_ENTRY_4_5                                                                    (0x10018114)
#define KV_REG_PCR_ENTRY_4_5                                                                        (0x114)
#define CLP_KV_REG_PCR_ENTRY_4_6                                                                    (0x10018118)
#define KV_REG_PCR_ENTRY_4_6                                                                        (0x118)
#define CLP_KV_REG_PCR_ENTRY_4_7                                                                    (0x1001811c)
#define KV_REG_PCR_ENTRY_4_7                                                                        (0x11c)
#define CLP_KV_REG_PCR_ENTRY_4_8                                                                    (0x10018120)
#define KV_REG_PCR_ENTRY_4_8                                                                        (0x120)
#define CLP_KV_REG_PCR_ENTRY_4_9                                                                    (0x10018124)
#define KV_REG_PCR_ENTRY_4_9                                                                        (0x124)
#define CLP_KV_REG_PCR_ENTRY_4_10                                                                   (0x10018128)
#define KV_REG_PCR_ENTRY_4_10                                                                       (0x128)
#define CLP_KV_REG_PCR_ENTRY_4_11                                                                   (0x1001812c)
#define KV_REG_PCR_ENTRY_4_11                                                                       (0x12c)
#define CLP_KV_REG_PCR_ENTRY_4_12                                                                   (0x10018130)
#define KV_REG_PCR_ENTRY_4_12                                                                       (0x130)
#define CLP_KV_REG_PCR_ENTRY_4_13                                                                   (0x10018134)
#define KV_REG_PCR_ENTRY_4_13                                                                       (0x134)
#define CLP_KV_REG_PCR_ENTRY_4_14                                                                   (0x10018138)
#define KV_REG_PCR_ENTRY_4_14                                                                       (0x138)
#define CLP_KV_REG_PCR_ENTRY_4_15                                                                   (0x1001813c)
#define KV_REG_PCR_ENTRY_4_15                                                                       (0x13c)
#define CLP_KV_REG_PCR_ENTRY_5_0                                                                    (0x10018140)
#define KV_REG_PCR_ENTRY_5_0                                                                        (0x140)
#define CLP_KV_REG_PCR_ENTRY_5_1                                                                    (0x10018144)
#define KV_REG_PCR_ENTRY_5_1                                                                        (0x144)
#define CLP_KV_REG_PCR_ENTRY_5_2                                                                    (0x10018148)
#define KV_REG_PCR_ENTRY_5_2                                                                        (0x148)
#define CLP_KV_REG_PCR_ENTRY_5_3                                                                    (0x1001814c)
#define KV_REG_PCR_ENTRY_5_3                                                                        (0x14c)
#define CLP_KV_REG_PCR_ENTRY_5_4                                                                    (0x10018150)
#define KV_REG_PCR_ENTRY_5_4                                                                        (0x150)
#define CLP_KV_REG_PCR_ENTRY_5_5                                                                    (0x10018154)
#define KV_REG_PCR_ENTRY_5_5                                                                        (0x154)
#define CLP_KV_REG_PCR_ENTRY_5_6                                                                    (0x10018158)
#define KV_REG_PCR_ENTRY_5_6                                                                        (0x158)
#define CLP_KV_REG_PCR_ENTRY_5_7                                                                    (0x1001815c)
#define KV_REG_PCR_ENTRY_5_7                                                                        (0x15c)
#define CLP_KV_REG_PCR_ENTRY_5_8                                                                    (0x10018160)
#define KV_REG_PCR_ENTRY_5_8                                                                        (0x160)
#define CLP_KV_REG_PCR_ENTRY_5_9                                                                    (0x10018164)
#define KV_REG_PCR_ENTRY_5_9                                                                        (0x164)
#define CLP_KV_REG_PCR_ENTRY_5_10                                                                   (0x10018168)
#define KV_REG_PCR_ENTRY_5_10                                                                       (0x168)
#define CLP_KV_REG_PCR_ENTRY_5_11                                                                   (0x1001816c)
#define KV_REG_PCR_ENTRY_5_11                                                                       (0x16c)
#define CLP_KV_REG_PCR_ENTRY_5_12                                                                   (0x10018170)
#define KV_REG_PCR_ENTRY_5_12                                                                       (0x170)
#define CLP_KV_REG_PCR_ENTRY_5_13                                                                   (0x10018174)
#define KV_REG_PCR_ENTRY_5_13                                                                       (0x174)
#define CLP_KV_REG_PCR_ENTRY_5_14                                                                   (0x10018178)
#define KV_REG_PCR_ENTRY_5_14                                                                       (0x178)
#define CLP_KV_REG_PCR_ENTRY_5_15                                                                   (0x1001817c)
#define KV_REG_PCR_ENTRY_5_15                                                                       (0x17c)
#define CLP_KV_REG_PCR_ENTRY_6_0                                                                    (0x10018180)
#define KV_REG_PCR_ENTRY_6_0                                                                        (0x180)
#define CLP_KV_REG_PCR_ENTRY_6_1                                                                    (0x10018184)
#define KV_REG_PCR_ENTRY_6_1                                                                        (0x184)
#define CLP_KV_REG_PCR_ENTRY_6_2                                                                    (0x10018188)
#define KV_REG_PCR_ENTRY_6_2                                                                        (0x188)
#define CLP_KV_REG_PCR_ENTRY_6_3                                                                    (0x1001818c)
#define KV_REG_PCR_ENTRY_6_3                                                                        (0x18c)
#define CLP_KV_REG_PCR_ENTRY_6_4                                                                    (0x10018190)
#define KV_REG_PCR_ENTRY_6_4                                                                        (0x190)
#define CLP_KV_REG_PCR_ENTRY_6_5                                                                    (0x10018194)
#define KV_REG_PCR_ENTRY_6_5                                                                        (0x194)
#define CLP_KV_REG_PCR_ENTRY_6_6                                                                    (0x10018198)
#define KV_REG_PCR_ENTRY_6_6                                                                        (0x198)
#define CLP_KV_REG_PCR_ENTRY_6_7                                                                    (0x1001819c)
#define KV_REG_PCR_ENTRY_6_7                                                                        (0x19c)
#define CLP_KV_REG_PCR_ENTRY_6_8                                                                    (0x100181a0)
#define KV_REG_PCR_ENTRY_6_8                                                                        (0x1a0)
#define CLP_KV_REG_PCR_ENTRY_6_9                                                                    (0x100181a4)
#define KV_REG_PCR_ENTRY_6_9                                                                        (0x1a4)
#define CLP_KV_REG_PCR_ENTRY_6_10                                                                   (0x100181a8)
#define KV_REG_PCR_ENTRY_6_10                                                                       (0x1a8)
#define CLP_KV_REG_PCR_ENTRY_6_11                                                                   (0x100181ac)
#define KV_REG_PCR_ENTRY_6_11                                                                       (0x1ac)
#define CLP_KV_REG_PCR_ENTRY_6_12                                                                   (0x100181b0)
#define KV_REG_PCR_ENTRY_6_12                                                                       (0x1b0)
#define CLP_KV_REG_PCR_ENTRY_6_13                                                                   (0x100181b4)
#define KV_REG_PCR_ENTRY_6_13                                                                       (0x1b4)
#define CLP_KV_REG_PCR_ENTRY_6_14                                                                   (0x100181b8)
#define KV_REG_PCR_ENTRY_6_14                                                                       (0x1b8)
#define CLP_KV_REG_PCR_ENTRY_6_15                                                                   (0x100181bc)
#define KV_REG_PCR_ENTRY_6_15                                                                       (0x1bc)
#define CLP_KV_REG_PCR_ENTRY_7_0                                                                    (0x100181c0)
#define KV_REG_PCR_ENTRY_7_0                                                                        (0x1c0)
#define CLP_KV_REG_PCR_ENTRY_7_1                                                                    (0x100181c4)
#define KV_REG_PCR_ENTRY_7_1                                                                        (0x1c4)
#define CLP_KV_REG_PCR_ENTRY_7_2                                                                    (0x100181c8)
#define KV_REG_PCR_ENTRY_7_2                                                                        (0x1c8)
#define CLP_KV_REG_PCR_ENTRY_7_3                                                                    (0x100181cc)
#define KV_REG_PCR_ENTRY_7_3                                                                        (0x1cc)
#define CLP_KV_REG_PCR_ENTRY_7_4                                                                    (0x100181d0)
#define KV_REG_PCR_ENTRY_7_4                                                                        (0x1d0)
#define CLP_KV_REG_PCR_ENTRY_7_5                                                                    (0x100181d4)
#define KV_REG_PCR_ENTRY_7_5                                                                        (0x1d4)
#define CLP_KV_REG_PCR_ENTRY_7_6                                                                    (0x100181d8)
#define KV_REG_PCR_ENTRY_7_6                                                                        (0x1d8)
#define CLP_KV_REG_PCR_ENTRY_7_7                                                                    (0x100181dc)
#define KV_REG_PCR_ENTRY_7_7                                                                        (0x1dc)
#define CLP_KV_REG_PCR_ENTRY_7_8                                                                    (0x100181e0)
#define KV_REG_PCR_ENTRY_7_8                                                                        (0x1e0)
#define CLP_KV_REG_PCR_ENTRY_7_9                                                                    (0x100181e4)
#define KV_REG_PCR_ENTRY_7_9                                                                        (0x1e4)
#define CLP_KV_REG_PCR_ENTRY_7_10                                                                   (0x100181e8)
#define KV_REG_PCR_ENTRY_7_10                                                                       (0x1e8)
#define CLP_KV_REG_PCR_ENTRY_7_11                                                                   (0x100181ec)
#define KV_REG_PCR_ENTRY_7_11                                                                       (0x1ec)
#define CLP_KV_REG_PCR_ENTRY_7_12                                                                   (0x100181f0)
#define KV_REG_PCR_ENTRY_7_12                                                                       (0x1f0)
#define CLP_KV_REG_PCR_ENTRY_7_13                                                                   (0x100181f4)
#define KV_REG_PCR_ENTRY_7_13                                                                       (0x1f4)
#define CLP_KV_REG_PCR_ENTRY_7_14                                                                   (0x100181f8)
#define KV_REG_PCR_ENTRY_7_14                                                                       (0x1f8)
#define CLP_KV_REG_PCR_ENTRY_7_15                                                                   (0x100181fc)
#define KV_REG_PCR_ENTRY_7_15                                                                       (0x1fc)
#define CLP_KV_REG_KEY_CTRL_0                                                                       (0x10018200)
#define KV_REG_KEY_CTRL_0                                                                           (0x200)
#define KV_REG_KEY_CTRL_0_LOCK_RD_LOW                                                               (0)
#define KV_REG_KEY_CTRL_0_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_0_LOCK_WR_LOW                                                               (1)
#define KV_REG_KEY_CTRL_0_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_KEY_CTRL_0_LOCK_USE_LOW                                                              (2)
#define KV_REG_KEY_CTRL_0_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_KEY_CTRL_0_CLEAR_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_0_CLEAR_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_0_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_0_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_0_RSVD_LOW                                                                  (15)
#define KV_REG_KEY_CTRL_0_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_KEY_CTRL_1                                                                       (0x10018204)
#define KV_REG_KEY_CTRL_1                                                                           (0x204)
#define KV_REG_KEY_CTRL_1_LOCK_RD_LOW                                                               (0)
#define KV_REG_KEY_CTRL_1_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_1_LOCK_WR_LOW                                                               (1)
#define KV_REG_KEY_CTRL_1_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_KEY_CTRL_1_LOCK_USE_LOW                                                              (2)
#define KV_REG_KEY_CTRL_1_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_KEY_CTRL_1_CLEAR_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_1_CLEAR_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_1_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_1_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_1_RSVD_LOW                                                                  (15)
#define KV_REG_KEY_CTRL_1_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_KEY_CTRL_2                                                                       (0x10018208)
#define KV_REG_KEY_CTRL_2                                                                           (0x208)
#define KV_REG_KEY_CTRL_2_LOCK_RD_LOW                                                               (0)
#define KV_REG_KEY_CTRL_2_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_2_LOCK_WR_LOW                                                               (1)
#define KV_REG_KEY_CTRL_2_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_KEY_CTRL_2_LOCK_USE_LOW                                                              (2)
#define KV_REG_KEY_CTRL_2_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_KEY_CTRL_2_CLEAR_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_2_CLEAR_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_2_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_2_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_2_RSVD_LOW                                                                  (15)
#define KV_REG_KEY_CTRL_2_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_KEY_CTRL_3                                                                       (0x1001820c)
#define KV_REG_KEY_CTRL_3                                                                           (0x20c)
#define KV_REG_KEY_CTRL_3_LOCK_RD_LOW                                                               (0)
#define KV_REG_KEY_CTRL_3_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_3_LOCK_WR_LOW                                                               (1)
#define KV_REG_KEY_CTRL_3_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_KEY_CTRL_3_LOCK_USE_LOW                                                              (2)
#define KV_REG_KEY_CTRL_3_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_KEY_CTRL_3_CLEAR_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_3_CLEAR_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_3_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_3_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_3_RSVD_LOW                                                                  (15)
#define KV_REG_KEY_CTRL_3_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_KEY_CTRL_4                                                                       (0x10018210)
#define KV_REG_KEY_CTRL_4                                                                           (0x210)
#define KV_REG_KEY_CTRL_4_LOCK_RD_LOW                                                               (0)
#define KV_REG_KEY_CTRL_4_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_4_LOCK_WR_LOW                                                               (1)
#define KV_REG_KEY_CTRL_4_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_KEY_CTRL_4_LOCK_USE_LOW                                                              (2)
#define KV_REG_KEY_CTRL_4_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_KEY_CTRL_4_CLEAR_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_4_CLEAR_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_4_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_4_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_4_RSVD_LOW                                                                  (15)
#define KV_REG_KEY_CTRL_4_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_KEY_CTRL_5                                                                       (0x10018214)
#define KV_REG_KEY_CTRL_5                                                                           (0x214)
#define KV_REG_KEY_CTRL_5_LOCK_RD_LOW                                                               (0)
#define KV_REG_KEY_CTRL_5_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_5_LOCK_WR_LOW                                                               (1)
#define KV_REG_KEY_CTRL_5_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_KEY_CTRL_5_LOCK_USE_LOW                                                              (2)
#define KV_REG_KEY_CTRL_5_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_KEY_CTRL_5_CLEAR_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_5_CLEAR_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_5_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_5_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_5_RSVD_LOW                                                                  (15)
#define KV_REG_KEY_CTRL_5_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_KEY_CTRL_6                                                                       (0x10018218)
#define KV_REG_KEY_CTRL_6                                                                           (0x218)
#define KV_REG_KEY_CTRL_6_LOCK_RD_LOW                                                               (0)
#define KV_REG_KEY_CTRL_6_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_6_LOCK_WR_LOW                                                               (1)
#define KV_REG_KEY_CTRL_6_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_KEY_CTRL_6_LOCK_USE_LOW                                                              (2)
#define KV_REG_KEY_CTRL_6_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_KEY_CTRL_6_CLEAR_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_6_CLEAR_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_6_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_6_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_6_RSVD_LOW                                                                  (15)
#define KV_REG_KEY_CTRL_6_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_KEY_CTRL_7                                                                       (0x1001821c)
#define KV_REG_KEY_CTRL_7                                                                           (0x21c)
#define KV_REG_KEY_CTRL_7_LOCK_RD_LOW                                                               (0)
#define KV_REG_KEY_CTRL_7_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_7_LOCK_WR_LOW                                                               (1)
#define KV_REG_KEY_CTRL_7_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_KEY_CTRL_7_LOCK_USE_LOW                                                              (2)
#define KV_REG_KEY_CTRL_7_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_KEY_CTRL_7_CLEAR_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_7_CLEAR_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_7_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_7_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_7_RSVD_LOW                                                                  (15)
#define KV_REG_KEY_CTRL_7_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_PCR_CTRL_0                                                                       (0x10018220)
#define KV_REG_PCR_CTRL_0                                                                           (0x220)
#define KV_REG_PCR_CTRL_0_LOCK_RD_LOW                                                               (0)
#define KV_REG_PCR_CTRL_0_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_PCR_CTRL_0_LOCK_WR_LOW                                                               (1)
#define KV_REG_PCR_CTRL_0_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_PCR_CTRL_0_LOCK_USE_LOW                                                              (2)
#define KV_REG_PCR_CTRL_0_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_PCR_CTRL_0_CLEAR_LOW                                                                 (3)
#define KV_REG_PCR_CTRL_0_CLEAR_MASK                                                                (0x8)
#define KV_REG_PCR_CTRL_0_DEST_VALID_LOW                                                            (9)
#define KV_REG_PCR_CTRL_0_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_PCR_CTRL_0_RSVD_LOW                                                                  (15)
#define KV_REG_PCR_CTRL_0_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_PCR_CTRL_1                                                                       (0x10018224)
#define KV_REG_PCR_CTRL_1                                                                           (0x224)
#define KV_REG_PCR_CTRL_1_LOCK_RD_LOW                                                               (0)
#define KV_REG_PCR_CTRL_1_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_PCR_CTRL_1_LOCK_WR_LOW                                                               (1)
#define KV_REG_PCR_CTRL_1_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_PCR_CTRL_1_LOCK_USE_LOW                                                              (2)
#define KV_REG_PCR_CTRL_1_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_PCR_CTRL_1_CLEAR_LOW                                                                 (3)
#define KV_REG_PCR_CTRL_1_CLEAR_MASK                                                                (0x8)
#define KV_REG_PCR_CTRL_1_DEST_VALID_LOW                                                            (9)
#define KV_REG_PCR_CTRL_1_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_PCR_CTRL_1_RSVD_LOW                                                                  (15)
#define KV_REG_PCR_CTRL_1_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_PCR_CTRL_2                                                                       (0x10018228)
#define KV_REG_PCR_CTRL_2                                                                           (0x228)
#define KV_REG_PCR_CTRL_2_LOCK_RD_LOW                                                               (0)
#define KV_REG_PCR_CTRL_2_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_PCR_CTRL_2_LOCK_WR_LOW                                                               (1)
#define KV_REG_PCR_CTRL_2_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_PCR_CTRL_2_LOCK_USE_LOW                                                              (2)
#define KV_REG_PCR_CTRL_2_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_PCR_CTRL_2_CLEAR_LOW                                                                 (3)
#define KV_REG_PCR_CTRL_2_CLEAR_MASK                                                                (0x8)
#define KV_REG_PCR_CTRL_2_DEST_VALID_LOW                                                            (9)
#define KV_REG_PCR_CTRL_2_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_PCR_CTRL_2_RSVD_LOW                                                                  (15)
#define KV_REG_PCR_CTRL_2_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_PCR_CTRL_3                                                                       (0x1001822c)
#define KV_REG_PCR_CTRL_3                                                                           (0x22c)
#define KV_REG_PCR_CTRL_3_LOCK_RD_LOW                                                               (0)
#define KV_REG_PCR_CTRL_3_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_PCR_CTRL_3_LOCK_WR_LOW                                                               (1)
#define KV_REG_PCR_CTRL_3_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_PCR_CTRL_3_LOCK_USE_LOW                                                              (2)
#define KV_REG_PCR_CTRL_3_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_PCR_CTRL_3_CLEAR_LOW                                                                 (3)
#define KV_REG_PCR_CTRL_3_CLEAR_MASK                                                                (0x8)
#define KV_REG_PCR_CTRL_3_DEST_VALID_LOW                                                            (9)
#define KV_REG_PCR_CTRL_3_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_PCR_CTRL_3_RSVD_LOW                                                                  (15)
#define KV_REG_PCR_CTRL_3_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_PCR_CTRL_4                                                                       (0x10018230)
#define KV_REG_PCR_CTRL_4                                                                           (0x230)
#define KV_REG_PCR_CTRL_4_LOCK_RD_LOW                                                               (0)
#define KV_REG_PCR_CTRL_4_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_PCR_CTRL_4_LOCK_WR_LOW                                                               (1)
#define KV_REG_PCR_CTRL_4_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_PCR_CTRL_4_LOCK_USE_LOW                                                              (2)
#define KV_REG_PCR_CTRL_4_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_PCR_CTRL_4_CLEAR_LOW                                                                 (3)
#define KV_REG_PCR_CTRL_4_CLEAR_MASK                                                                (0x8)
#define KV_REG_PCR_CTRL_4_DEST_VALID_LOW                                                            (9)
#define KV_REG_PCR_CTRL_4_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_PCR_CTRL_4_RSVD_LOW                                                                  (15)
#define KV_REG_PCR_CTRL_4_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_PCR_CTRL_5                                                                       (0x10018234)
#define KV_REG_PCR_CTRL_5                                                                           (0x234)
#define KV_REG_PCR_CTRL_5_LOCK_RD_LOW                                                               (0)
#define KV_REG_PCR_CTRL_5_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_PCR_CTRL_5_LOCK_WR_LOW                                                               (1)
#define KV_REG_PCR_CTRL_5_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_PCR_CTRL_5_LOCK_USE_LOW                                                              (2)
#define KV_REG_PCR_CTRL_5_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_PCR_CTRL_5_CLEAR_LOW                                                                 (3)
#define KV_REG_PCR_CTRL_5_CLEAR_MASK                                                                (0x8)
#define KV_REG_PCR_CTRL_5_DEST_VALID_LOW                                                            (9)
#define KV_REG_PCR_CTRL_5_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_PCR_CTRL_5_RSVD_LOW                                                                  (15)
#define KV_REG_PCR_CTRL_5_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_PCR_CTRL_6                                                                       (0x10018238)
#define KV_REG_PCR_CTRL_6                                                                           (0x238)
#define KV_REG_PCR_CTRL_6_LOCK_RD_LOW                                                               (0)
#define KV_REG_PCR_CTRL_6_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_PCR_CTRL_6_LOCK_WR_LOW                                                               (1)
#define KV_REG_PCR_CTRL_6_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_PCR_CTRL_6_LOCK_USE_LOW                                                              (2)
#define KV_REG_PCR_CTRL_6_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_PCR_CTRL_6_CLEAR_LOW                                                                 (3)
#define KV_REG_PCR_CTRL_6_CLEAR_MASK                                                                (0x8)
#define KV_REG_PCR_CTRL_6_DEST_VALID_LOW                                                            (9)
#define KV_REG_PCR_CTRL_6_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_PCR_CTRL_6_RSVD_LOW                                                                  (15)
#define KV_REG_PCR_CTRL_6_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_PCR_CTRL_7                                                                       (0x1001823c)
#define KV_REG_PCR_CTRL_7                                                                           (0x23c)
#define KV_REG_PCR_CTRL_7_LOCK_RD_LOW                                                               (0)
#define KV_REG_PCR_CTRL_7_LOCK_RD_MASK                                                              (0x1)
#define KV_REG_PCR_CTRL_7_LOCK_WR_LOW                                                               (1)
#define KV_REG_PCR_CTRL_7_LOCK_WR_MASK                                                              (0x2)
#define KV_REG_PCR_CTRL_7_LOCK_USE_LOW                                                              (2)
#define KV_REG_PCR_CTRL_7_LOCK_USE_MASK                                                             (0x4)
#define KV_REG_PCR_CTRL_7_CLEAR_LOW                                                                 (3)
#define KV_REG_PCR_CTRL_7_CLEAR_MASK                                                                (0x8)
#define KV_REG_PCR_CTRL_7_DEST_VALID_LOW                                                            (9)
#define KV_REG_PCR_CTRL_7_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_PCR_CTRL_7_RSVD_LOW                                                                  (15)
#define KV_REG_PCR_CTRL_7_RSVD_MASK                                                                 (0xffff8000)
#define CLP_KV_REG_KEY_ENTRY_0_0                                                                    (0x10018240)
#define KV_REG_KEY_ENTRY_0_0                                                                        (0x240)
#define CLP_KV_REG_KEY_ENTRY_0_1                                                                    (0x10018244)
#define KV_REG_KEY_ENTRY_0_1                                                                        (0x244)
#define CLP_KV_REG_KEY_ENTRY_0_2                                                                    (0x10018248)
#define KV_REG_KEY_ENTRY_0_2                                                                        (0x248)
#define CLP_KV_REG_KEY_ENTRY_0_3                                                                    (0x1001824c)
#define KV_REG_KEY_ENTRY_0_3                                                                        (0x24c)
#define CLP_KV_REG_KEY_ENTRY_0_4                                                                    (0x10018250)
#define KV_REG_KEY_ENTRY_0_4                                                                        (0x250)
#define CLP_KV_REG_KEY_ENTRY_0_5                                                                    (0x10018254)
#define KV_REG_KEY_ENTRY_0_5                                                                        (0x254)
#define CLP_KV_REG_KEY_ENTRY_0_6                                                                    (0x10018258)
#define KV_REG_KEY_ENTRY_0_6                                                                        (0x258)
#define CLP_KV_REG_KEY_ENTRY_0_7                                                                    (0x1001825c)
#define KV_REG_KEY_ENTRY_0_7                                                                        (0x25c)
#define CLP_KV_REG_KEY_ENTRY_0_8                                                                    (0x10018260)
#define KV_REG_KEY_ENTRY_0_8                                                                        (0x260)
#define CLP_KV_REG_KEY_ENTRY_0_9                                                                    (0x10018264)
#define KV_REG_KEY_ENTRY_0_9                                                                        (0x264)
#define CLP_KV_REG_KEY_ENTRY_0_10                                                                   (0x10018268)
#define KV_REG_KEY_ENTRY_0_10                                                                       (0x268)
#define CLP_KV_REG_KEY_ENTRY_0_11                                                                   (0x1001826c)
#define KV_REG_KEY_ENTRY_0_11                                                                       (0x26c)
#define CLP_KV_REG_KEY_ENTRY_0_12                                                                   (0x10018270)
#define KV_REG_KEY_ENTRY_0_12                                                                       (0x270)
#define CLP_KV_REG_KEY_ENTRY_0_13                                                                   (0x10018274)
#define KV_REG_KEY_ENTRY_0_13                                                                       (0x274)
#define CLP_KV_REG_KEY_ENTRY_0_14                                                                   (0x10018278)
#define KV_REG_KEY_ENTRY_0_14                                                                       (0x278)
#define CLP_KV_REG_KEY_ENTRY_0_15                                                                   (0x1001827c)
#define KV_REG_KEY_ENTRY_0_15                                                                       (0x27c)
#define CLP_KV_REG_KEY_ENTRY_1_0                                                                    (0x10018280)
#define KV_REG_KEY_ENTRY_1_0                                                                        (0x280)
#define CLP_KV_REG_KEY_ENTRY_1_1                                                                    (0x10018284)
#define KV_REG_KEY_ENTRY_1_1                                                                        (0x284)
#define CLP_KV_REG_KEY_ENTRY_1_2                                                                    (0x10018288)
#define KV_REG_KEY_ENTRY_1_2                                                                        (0x288)
#define CLP_KV_REG_KEY_ENTRY_1_3                                                                    (0x1001828c)
#define KV_REG_KEY_ENTRY_1_3                                                                        (0x28c)
#define CLP_KV_REG_KEY_ENTRY_1_4                                                                    (0x10018290)
#define KV_REG_KEY_ENTRY_1_4                                                                        (0x290)
#define CLP_KV_REG_KEY_ENTRY_1_5                                                                    (0x10018294)
#define KV_REG_KEY_ENTRY_1_5                                                                        (0x294)
#define CLP_KV_REG_KEY_ENTRY_1_6                                                                    (0x10018298)
#define KV_REG_KEY_ENTRY_1_6                                                                        (0x298)
#define CLP_KV_REG_KEY_ENTRY_1_7                                                                    (0x1001829c)
#define KV_REG_KEY_ENTRY_1_7                                                                        (0x29c)
#define CLP_KV_REG_KEY_ENTRY_1_8                                                                    (0x100182a0)
#define KV_REG_KEY_ENTRY_1_8                                                                        (0x2a0)
#define CLP_KV_REG_KEY_ENTRY_1_9                                                                    (0x100182a4)
#define KV_REG_KEY_ENTRY_1_9                                                                        (0x2a4)
#define CLP_KV_REG_KEY_ENTRY_1_10                                                                   (0x100182a8)
#define KV_REG_KEY_ENTRY_1_10                                                                       (0x2a8)
#define CLP_KV_REG_KEY_ENTRY_1_11                                                                   (0x100182ac)
#define KV_REG_KEY_ENTRY_1_11                                                                       (0x2ac)
#define CLP_KV_REG_KEY_ENTRY_1_12                                                                   (0x100182b0)
#define KV_REG_KEY_ENTRY_1_12                                                                       (0x2b0)
#define CLP_KV_REG_KEY_ENTRY_1_13                                                                   (0x100182b4)
#define KV_REG_KEY_ENTRY_1_13                                                                       (0x2b4)
#define CLP_KV_REG_KEY_ENTRY_1_14                                                                   (0x100182b8)
#define KV_REG_KEY_ENTRY_1_14                                                                       (0x2b8)
#define CLP_KV_REG_KEY_ENTRY_1_15                                                                   (0x100182bc)
#define KV_REG_KEY_ENTRY_1_15                                                                       (0x2bc)
#define CLP_KV_REG_KEY_ENTRY_2_0                                                                    (0x100182c0)
#define KV_REG_KEY_ENTRY_2_0                                                                        (0x2c0)
#define CLP_KV_REG_KEY_ENTRY_2_1                                                                    (0x100182c4)
#define KV_REG_KEY_ENTRY_2_1                                                                        (0x2c4)
#define CLP_KV_REG_KEY_ENTRY_2_2                                                                    (0x100182c8)
#define KV_REG_KEY_ENTRY_2_2                                                                        (0x2c8)
#define CLP_KV_REG_KEY_ENTRY_2_3                                                                    (0x100182cc)
#define KV_REG_KEY_ENTRY_2_3                                                                        (0x2cc)
#define CLP_KV_REG_KEY_ENTRY_2_4                                                                    (0x100182d0)
#define KV_REG_KEY_ENTRY_2_4                                                                        (0x2d0)
#define CLP_KV_REG_KEY_ENTRY_2_5                                                                    (0x100182d4)
#define KV_REG_KEY_ENTRY_2_5                                                                        (0x2d4)
#define CLP_KV_REG_KEY_ENTRY_2_6                                                                    (0x100182d8)
#define KV_REG_KEY_ENTRY_2_6                                                                        (0x2d8)
#define CLP_KV_REG_KEY_ENTRY_2_7                                                                    (0x100182dc)
#define KV_REG_KEY_ENTRY_2_7                                                                        (0x2dc)
#define CLP_KV_REG_KEY_ENTRY_2_8                                                                    (0x100182e0)
#define KV_REG_KEY_ENTRY_2_8                                                                        (0x2e0)
#define CLP_KV_REG_KEY_ENTRY_2_9                                                                    (0x100182e4)
#define KV_REG_KEY_ENTRY_2_9                                                                        (0x2e4)
#define CLP_KV_REG_KEY_ENTRY_2_10                                                                   (0x100182e8)
#define KV_REG_KEY_ENTRY_2_10                                                                       (0x2e8)
#define CLP_KV_REG_KEY_ENTRY_2_11                                                                   (0x100182ec)
#define KV_REG_KEY_ENTRY_2_11                                                                       (0x2ec)
#define CLP_KV_REG_KEY_ENTRY_2_12                                                                   (0x100182f0)
#define KV_REG_KEY_ENTRY_2_12                                                                       (0x2f0)
#define CLP_KV_REG_KEY_ENTRY_2_13                                                                   (0x100182f4)
#define KV_REG_KEY_ENTRY_2_13                                                                       (0x2f4)
#define CLP_KV_REG_KEY_ENTRY_2_14                                                                   (0x100182f8)
#define KV_REG_KEY_ENTRY_2_14                                                                       (0x2f8)
#define CLP_KV_REG_KEY_ENTRY_2_15                                                                   (0x100182fc)
#define KV_REG_KEY_ENTRY_2_15                                                                       (0x2fc)
#define CLP_KV_REG_KEY_ENTRY_3_0                                                                    (0x10018300)
#define KV_REG_KEY_ENTRY_3_0                                                                        (0x300)
#define CLP_KV_REG_KEY_ENTRY_3_1                                                                    (0x10018304)
#define KV_REG_KEY_ENTRY_3_1                                                                        (0x304)
#define CLP_KV_REG_KEY_ENTRY_3_2                                                                    (0x10018308)
#define KV_REG_KEY_ENTRY_3_2                                                                        (0x308)
#define CLP_KV_REG_KEY_ENTRY_3_3                                                                    (0x1001830c)
#define KV_REG_KEY_ENTRY_3_3                                                                        (0x30c)
#define CLP_KV_REG_KEY_ENTRY_3_4                                                                    (0x10018310)
#define KV_REG_KEY_ENTRY_3_4                                                                        (0x310)
#define CLP_KV_REG_KEY_ENTRY_3_5                                                                    (0x10018314)
#define KV_REG_KEY_ENTRY_3_5                                                                        (0x314)
#define CLP_KV_REG_KEY_ENTRY_3_6                                                                    (0x10018318)
#define KV_REG_KEY_ENTRY_3_6                                                                        (0x318)
#define CLP_KV_REG_KEY_ENTRY_3_7                                                                    (0x1001831c)
#define KV_REG_KEY_ENTRY_3_7                                                                        (0x31c)
#define CLP_KV_REG_KEY_ENTRY_3_8                                                                    (0x10018320)
#define KV_REG_KEY_ENTRY_3_8                                                                        (0x320)
#define CLP_KV_REG_KEY_ENTRY_3_9                                                                    (0x10018324)
#define KV_REG_KEY_ENTRY_3_9                                                                        (0x324)
#define CLP_KV_REG_KEY_ENTRY_3_10                                                                   (0x10018328)
#define KV_REG_KEY_ENTRY_3_10                                                                       (0x328)
#define CLP_KV_REG_KEY_ENTRY_3_11                                                                   (0x1001832c)
#define KV_REG_KEY_ENTRY_3_11                                                                       (0x32c)
#define CLP_KV_REG_KEY_ENTRY_3_12                                                                   (0x10018330)
#define KV_REG_KEY_ENTRY_3_12                                                                       (0x330)
#define CLP_KV_REG_KEY_ENTRY_3_13                                                                   (0x10018334)
#define KV_REG_KEY_ENTRY_3_13                                                                       (0x334)
#define CLP_KV_REG_KEY_ENTRY_3_14                                                                   (0x10018338)
#define KV_REG_KEY_ENTRY_3_14                                                                       (0x338)
#define CLP_KV_REG_KEY_ENTRY_3_15                                                                   (0x1001833c)
#define KV_REG_KEY_ENTRY_3_15                                                                       (0x33c)
#define CLP_KV_REG_KEY_ENTRY_4_0                                                                    (0x10018340)
#define KV_REG_KEY_ENTRY_4_0                                                                        (0x340)
#define CLP_KV_REG_KEY_ENTRY_4_1                                                                    (0x10018344)
#define KV_REG_KEY_ENTRY_4_1                                                                        (0x344)
#define CLP_KV_REG_KEY_ENTRY_4_2                                                                    (0x10018348)
#define KV_REG_KEY_ENTRY_4_2                                                                        (0x348)
#define CLP_KV_REG_KEY_ENTRY_4_3                                                                    (0x1001834c)
#define KV_REG_KEY_ENTRY_4_3                                                                        (0x34c)
#define CLP_KV_REG_KEY_ENTRY_4_4                                                                    (0x10018350)
#define KV_REG_KEY_ENTRY_4_4                                                                        (0x350)
#define CLP_KV_REG_KEY_ENTRY_4_5                                                                    (0x10018354)
#define KV_REG_KEY_ENTRY_4_5                                                                        (0x354)
#define CLP_KV_REG_KEY_ENTRY_4_6                                                                    (0x10018358)
#define KV_REG_KEY_ENTRY_4_6                                                                        (0x358)
#define CLP_KV_REG_KEY_ENTRY_4_7                                                                    (0x1001835c)
#define KV_REG_KEY_ENTRY_4_7                                                                        (0x35c)
#define CLP_KV_REG_KEY_ENTRY_4_8                                                                    (0x10018360)
#define KV_REG_KEY_ENTRY_4_8                                                                        (0x360)
#define CLP_KV_REG_KEY_ENTRY_4_9                                                                    (0x10018364)
#define KV_REG_KEY_ENTRY_4_9                                                                        (0x364)
#define CLP_KV_REG_KEY_ENTRY_4_10                                                                   (0x10018368)
#define KV_REG_KEY_ENTRY_4_10                                                                       (0x368)
#define CLP_KV_REG_KEY_ENTRY_4_11                                                                   (0x1001836c)
#define KV_REG_KEY_ENTRY_4_11                                                                       (0x36c)
#define CLP_KV_REG_KEY_ENTRY_4_12                                                                   (0x10018370)
#define KV_REG_KEY_ENTRY_4_12                                                                       (0x370)
#define CLP_KV_REG_KEY_ENTRY_4_13                                                                   (0x10018374)
#define KV_REG_KEY_ENTRY_4_13                                                                       (0x374)
#define CLP_KV_REG_KEY_ENTRY_4_14                                                                   (0x10018378)
#define KV_REG_KEY_ENTRY_4_14                                                                       (0x378)
#define CLP_KV_REG_KEY_ENTRY_4_15                                                                   (0x1001837c)
#define KV_REG_KEY_ENTRY_4_15                                                                       (0x37c)
#define CLP_KV_REG_KEY_ENTRY_5_0                                                                    (0x10018380)
#define KV_REG_KEY_ENTRY_5_0                                                                        (0x380)
#define CLP_KV_REG_KEY_ENTRY_5_1                                                                    (0x10018384)
#define KV_REG_KEY_ENTRY_5_1                                                                        (0x384)
#define CLP_KV_REG_KEY_ENTRY_5_2                                                                    (0x10018388)
#define KV_REG_KEY_ENTRY_5_2                                                                        (0x388)
#define CLP_KV_REG_KEY_ENTRY_5_3                                                                    (0x1001838c)
#define KV_REG_KEY_ENTRY_5_3                                                                        (0x38c)
#define CLP_KV_REG_KEY_ENTRY_5_4                                                                    (0x10018390)
#define KV_REG_KEY_ENTRY_5_4                                                                        (0x390)
#define CLP_KV_REG_KEY_ENTRY_5_5                                                                    (0x10018394)
#define KV_REG_KEY_ENTRY_5_5                                                                        (0x394)
#define CLP_KV_REG_KEY_ENTRY_5_6                                                                    (0x10018398)
#define KV_REG_KEY_ENTRY_5_6                                                                        (0x398)
#define CLP_KV_REG_KEY_ENTRY_5_7                                                                    (0x1001839c)
#define KV_REG_KEY_ENTRY_5_7                                                                        (0x39c)
#define CLP_KV_REG_KEY_ENTRY_5_8                                                                    (0x100183a0)
#define KV_REG_KEY_ENTRY_5_8                                                                        (0x3a0)
#define CLP_KV_REG_KEY_ENTRY_5_9                                                                    (0x100183a4)
#define KV_REG_KEY_ENTRY_5_9                                                                        (0x3a4)
#define CLP_KV_REG_KEY_ENTRY_5_10                                                                   (0x100183a8)
#define KV_REG_KEY_ENTRY_5_10                                                                       (0x3a8)
#define CLP_KV_REG_KEY_ENTRY_5_11                                                                   (0x100183ac)
#define KV_REG_KEY_ENTRY_5_11                                                                       (0x3ac)
#define CLP_KV_REG_KEY_ENTRY_5_12                                                                   (0x100183b0)
#define KV_REG_KEY_ENTRY_5_12                                                                       (0x3b0)
#define CLP_KV_REG_KEY_ENTRY_5_13                                                                   (0x100183b4)
#define KV_REG_KEY_ENTRY_5_13                                                                       (0x3b4)
#define CLP_KV_REG_KEY_ENTRY_5_14                                                                   (0x100183b8)
#define KV_REG_KEY_ENTRY_5_14                                                                       (0x3b8)
#define CLP_KV_REG_KEY_ENTRY_5_15                                                                   (0x100183bc)
#define KV_REG_KEY_ENTRY_5_15                                                                       (0x3bc)
#define CLP_KV_REG_KEY_ENTRY_6_0                                                                    (0x100183c0)
#define KV_REG_KEY_ENTRY_6_0                                                                        (0x3c0)
#define CLP_KV_REG_KEY_ENTRY_6_1                                                                    (0x100183c4)
#define KV_REG_KEY_ENTRY_6_1                                                                        (0x3c4)
#define CLP_KV_REG_KEY_ENTRY_6_2                                                                    (0x100183c8)
#define KV_REG_KEY_ENTRY_6_2                                                                        (0x3c8)
#define CLP_KV_REG_KEY_ENTRY_6_3                                                                    (0x100183cc)
#define KV_REG_KEY_ENTRY_6_3                                                                        (0x3cc)
#define CLP_KV_REG_KEY_ENTRY_6_4                                                                    (0x100183d0)
#define KV_REG_KEY_ENTRY_6_4                                                                        (0x3d0)
#define CLP_KV_REG_KEY_ENTRY_6_5                                                                    (0x100183d4)
#define KV_REG_KEY_ENTRY_6_5                                                                        (0x3d4)
#define CLP_KV_REG_KEY_ENTRY_6_6                                                                    (0x100183d8)
#define KV_REG_KEY_ENTRY_6_6                                                                        (0x3d8)
#define CLP_KV_REG_KEY_ENTRY_6_7                                                                    (0x100183dc)
#define KV_REG_KEY_ENTRY_6_7                                                                        (0x3dc)
#define CLP_KV_REG_KEY_ENTRY_6_8                                                                    (0x100183e0)
#define KV_REG_KEY_ENTRY_6_8                                                                        (0x3e0)
#define CLP_KV_REG_KEY_ENTRY_6_9                                                                    (0x100183e4)
#define KV_REG_KEY_ENTRY_6_9                                                                        (0x3e4)
#define CLP_KV_REG_KEY_ENTRY_6_10                                                                   (0x100183e8)
#define KV_REG_KEY_ENTRY_6_10                                                                       (0x3e8)
#define CLP_KV_REG_KEY_ENTRY_6_11                                                                   (0x100183ec)
#define KV_REG_KEY_ENTRY_6_11                                                                       (0x3ec)
#define CLP_KV_REG_KEY_ENTRY_6_12                                                                   (0x100183f0)
#define KV_REG_KEY_ENTRY_6_12                                                                       (0x3f0)
#define CLP_KV_REG_KEY_ENTRY_6_13                                                                   (0x100183f4)
#define KV_REG_KEY_ENTRY_6_13                                                                       (0x3f4)
#define CLP_KV_REG_KEY_ENTRY_6_14                                                                   (0x100183f8)
#define KV_REG_KEY_ENTRY_6_14                                                                       (0x3f8)
#define CLP_KV_REG_KEY_ENTRY_6_15                                                                   (0x100183fc)
#define KV_REG_KEY_ENTRY_6_15                                                                       (0x3fc)
#define CLP_KV_REG_KEY_ENTRY_7_0                                                                    (0x10018400)
#define KV_REG_KEY_ENTRY_7_0                                                                        (0x400)
#define CLP_KV_REG_KEY_ENTRY_7_1                                                                    (0x10018404)
#define KV_REG_KEY_ENTRY_7_1                                                                        (0x404)
#define CLP_KV_REG_KEY_ENTRY_7_2                                                                    (0x10018408)
#define KV_REG_KEY_ENTRY_7_2                                                                        (0x408)
#define CLP_KV_REG_KEY_ENTRY_7_3                                                                    (0x1001840c)
#define KV_REG_KEY_ENTRY_7_3                                                                        (0x40c)
#define CLP_KV_REG_KEY_ENTRY_7_4                                                                    (0x10018410)
#define KV_REG_KEY_ENTRY_7_4                                                                        (0x410)
#define CLP_KV_REG_KEY_ENTRY_7_5                                                                    (0x10018414)
#define KV_REG_KEY_ENTRY_7_5                                                                        (0x414)
#define CLP_KV_REG_KEY_ENTRY_7_6                                                                    (0x10018418)
#define KV_REG_KEY_ENTRY_7_6                                                                        (0x418)
#define CLP_KV_REG_KEY_ENTRY_7_7                                                                    (0x1001841c)
#define KV_REG_KEY_ENTRY_7_7                                                                        (0x41c)
#define CLP_KV_REG_KEY_ENTRY_7_8                                                                    (0x10018420)
#define KV_REG_KEY_ENTRY_7_8                                                                        (0x420)
#define CLP_KV_REG_KEY_ENTRY_7_9                                                                    (0x10018424)
#define KV_REG_KEY_ENTRY_7_9                                                                        (0x424)
#define CLP_KV_REG_KEY_ENTRY_7_10                                                                   (0x10018428)
#define KV_REG_KEY_ENTRY_7_10                                                                       (0x428)
#define CLP_KV_REG_KEY_ENTRY_7_11                                                                   (0x1001842c)
#define KV_REG_KEY_ENTRY_7_11                                                                       (0x42c)
#define CLP_KV_REG_KEY_ENTRY_7_12                                                                   (0x10018430)
#define KV_REG_KEY_ENTRY_7_12                                                                       (0x430)
#define CLP_KV_REG_KEY_ENTRY_7_13                                                                   (0x10018434)
#define KV_REG_KEY_ENTRY_7_13                                                                       (0x434)
#define CLP_KV_REG_KEY_ENTRY_7_14                                                                   (0x10018438)
#define KV_REG_KEY_ENTRY_7_14                                                                       (0x438)
#define CLP_KV_REG_KEY_ENTRY_7_15                                                                   (0x1001843c)
#define KV_REG_KEY_ENTRY_7_15                                                                       (0x43c)
#define CLP_SHA512_REG_BASE_ADDR                                                                    (0x10020000)
#define CLP_SHA512_REG_SHA512_NAME_0                                                                (0x10020000)
#define SHA512_REG_SHA512_NAME_0                                                                    (0x0)
#define CLP_SHA512_REG_SHA512_NAME_1                                                                (0x10020004)
#define SHA512_REG_SHA512_NAME_1                                                                    (0x4)
#define CLP_SHA512_REG_SHA512_VERSION_0                                                             (0x10020008)
#define SHA512_REG_SHA512_VERSION_0                                                                 (0x8)
#define CLP_SHA512_REG_SHA512_VERSION_1                                                             (0x1002000c)
#define SHA512_REG_SHA512_VERSION_1                                                                 (0xc)
#define CLP_SHA512_REG_SHA512_CTRL                                                                  (0x10020010)
#define SHA512_REG_SHA512_CTRL                                                                      (0x10)
#define SHA512_REG_SHA512_CTRL_INIT_LOW                                                             (0)
#define SHA512_REG_SHA512_CTRL_INIT_MASK                                                            (0x1)
#define SHA512_REG_SHA512_CTRL_NEXT_LOW                                                             (1)
#define SHA512_REG_SHA512_CTRL_NEXT_MASK                                                            (0x2)
#define SHA512_REG_SHA512_CTRL_MODE_LOW                                                             (2)
#define SHA512_REG_SHA512_CTRL_MODE_MASK                                                            (0xc)
#define CLP_SHA512_REG_SHA512_STATUS                                                                (0x10020018)
#define SHA512_REG_SHA512_STATUS                                                                    (0x18)
#define SHA512_REG_SHA512_STATUS_READY_LOW                                                          (0)
#define SHA512_REG_SHA512_STATUS_READY_MASK                                                         (0x1)
#define SHA512_REG_SHA512_STATUS_VALID_LOW                                                          (1)
#define SHA512_REG_SHA512_STATUS_VALID_MASK                                                         (0x2)
#define CLP_SHA512_REG_SHA512_BLOCK_0                                                               (0x10020080)
#define SHA512_REG_SHA512_BLOCK_0                                                                   (0x80)
#define CLP_SHA512_REG_SHA512_BLOCK_1                                                               (0x10020084)
#define SHA512_REG_SHA512_BLOCK_1                                                                   (0x84)
#define CLP_SHA512_REG_SHA512_BLOCK_2                                                               (0x10020088)
#define SHA512_REG_SHA512_BLOCK_2                                                                   (0x88)
#define CLP_SHA512_REG_SHA512_BLOCK_3                                                               (0x1002008c)
#define SHA512_REG_SHA512_BLOCK_3                                                                   (0x8c)
#define CLP_SHA512_REG_SHA512_BLOCK_4                                                               (0x10020090)
#define SHA512_REG_SHA512_BLOCK_4                                                                   (0x90)
#define CLP_SHA512_REG_SHA512_BLOCK_5                                                               (0x10020094)
#define SHA512_REG_SHA512_BLOCK_5                                                                   (0x94)
#define CLP_SHA512_REG_SHA512_BLOCK_6                                                               (0x10020098)
#define SHA512_REG_SHA512_BLOCK_6                                                                   (0x98)
#define CLP_SHA512_REG_SHA512_BLOCK_7                                                               (0x1002009c)
#define SHA512_REG_SHA512_BLOCK_7                                                                   (0x9c)
#define CLP_SHA512_REG_SHA512_BLOCK_8                                                               (0x100200a0)
#define SHA512_REG_SHA512_BLOCK_8                                                                   (0xa0)
#define CLP_SHA512_REG_SHA512_BLOCK_9                                                               (0x100200a4)
#define SHA512_REG_SHA512_BLOCK_9                                                                   (0xa4)
#define CLP_SHA512_REG_SHA512_BLOCK_10                                                              (0x100200a8)
#define SHA512_REG_SHA512_BLOCK_10                                                                  (0xa8)
#define CLP_SHA512_REG_SHA512_BLOCK_11                                                              (0x100200ac)
#define SHA512_REG_SHA512_BLOCK_11                                                                  (0xac)
#define CLP_SHA512_REG_SHA512_BLOCK_12                                                              (0x100200b0)
#define SHA512_REG_SHA512_BLOCK_12                                                                  (0xb0)
#define CLP_SHA512_REG_SHA512_BLOCK_13                                                              (0x100200b4)
#define SHA512_REG_SHA512_BLOCK_13                                                                  (0xb4)
#define CLP_SHA512_REG_SHA512_BLOCK_14                                                              (0x100200b8)
#define SHA512_REG_SHA512_BLOCK_14                                                                  (0xb8)
#define CLP_SHA512_REG_SHA512_BLOCK_15                                                              (0x100200bc)
#define SHA512_REG_SHA512_BLOCK_15                                                                  (0xbc)
#define CLP_SHA512_REG_SHA512_BLOCK_16                                                              (0x100200c0)
#define SHA512_REG_SHA512_BLOCK_16                                                                  (0xc0)
#define CLP_SHA512_REG_SHA512_BLOCK_17                                                              (0x100200c4)
#define SHA512_REG_SHA512_BLOCK_17                                                                  (0xc4)
#define CLP_SHA512_REG_SHA512_BLOCK_18                                                              (0x100200c8)
#define SHA512_REG_SHA512_BLOCK_18                                                                  (0xc8)
#define CLP_SHA512_REG_SHA512_BLOCK_19                                                              (0x100200cc)
#define SHA512_REG_SHA512_BLOCK_19                                                                  (0xcc)
#define CLP_SHA512_REG_SHA512_BLOCK_20                                                              (0x100200d0)
#define SHA512_REG_SHA512_BLOCK_20                                                                  (0xd0)
#define CLP_SHA512_REG_SHA512_BLOCK_21                                                              (0x100200d4)
#define SHA512_REG_SHA512_BLOCK_21                                                                  (0xd4)
#define CLP_SHA512_REG_SHA512_BLOCK_22                                                              (0x100200d8)
#define SHA512_REG_SHA512_BLOCK_22                                                                  (0xd8)
#define CLP_SHA512_REG_SHA512_BLOCK_23                                                              (0x100200dc)
#define SHA512_REG_SHA512_BLOCK_23                                                                  (0xdc)
#define CLP_SHA512_REG_SHA512_BLOCK_24                                                              (0x100200e0)
#define SHA512_REG_SHA512_BLOCK_24                                                                  (0xe0)
#define CLP_SHA512_REG_SHA512_BLOCK_25                                                              (0x100200e4)
#define SHA512_REG_SHA512_BLOCK_25                                                                  (0xe4)
#define CLP_SHA512_REG_SHA512_BLOCK_26                                                              (0x100200e8)
#define SHA512_REG_SHA512_BLOCK_26                                                                  (0xe8)
#define CLP_SHA512_REG_SHA512_BLOCK_27                                                              (0x100200ec)
#define SHA512_REG_SHA512_BLOCK_27                                                                  (0xec)
#define CLP_SHA512_REG_SHA512_BLOCK_28                                                              (0x100200f0)
#define SHA512_REG_SHA512_BLOCK_28                                                                  (0xf0)
#define CLP_SHA512_REG_SHA512_BLOCK_29                                                              (0x100200f4)
#define SHA512_REG_SHA512_BLOCK_29                                                                  (0xf4)
#define CLP_SHA512_REG_SHA512_BLOCK_30                                                              (0x100200f8)
#define SHA512_REG_SHA512_BLOCK_30                                                                  (0xf8)
#define CLP_SHA512_REG_SHA512_BLOCK_31                                                              (0x100200fc)
#define SHA512_REG_SHA512_BLOCK_31                                                                  (0xfc)
#define CLP_SHA512_REG_SHA512_DIGEST_0                                                              (0x10020100)
#define SHA512_REG_SHA512_DIGEST_0                                                                  (0x100)
#define CLP_SHA512_REG_SHA512_DIGEST_1                                                              (0x10020104)
#define SHA512_REG_SHA512_DIGEST_1                                                                  (0x104)
#define CLP_SHA512_REG_SHA512_DIGEST_2                                                              (0x10020108)
#define SHA512_REG_SHA512_DIGEST_2                                                                  (0x108)
#define CLP_SHA512_REG_SHA512_DIGEST_3                                                              (0x1002010c)
#define SHA512_REG_SHA512_DIGEST_3                                                                  (0x10c)
#define CLP_SHA512_REG_SHA512_DIGEST_4                                                              (0x10020110)
#define SHA512_REG_SHA512_DIGEST_4                                                                  (0x110)
#define CLP_SHA512_REG_SHA512_DIGEST_5                                                              (0x10020114)
#define SHA512_REG_SHA512_DIGEST_5                                                                  (0x114)
#define CLP_SHA512_REG_SHA512_DIGEST_6                                                              (0x10020118)
#define SHA512_REG_SHA512_DIGEST_6                                                                  (0x118)
#define CLP_SHA512_REG_SHA512_DIGEST_7                                                              (0x1002011c)
#define SHA512_REG_SHA512_DIGEST_7                                                                  (0x11c)
#define CLP_SHA512_REG_SHA512_DIGEST_8                                                              (0x10020120)
#define SHA512_REG_SHA512_DIGEST_8                                                                  (0x120)
#define CLP_SHA512_REG_SHA512_DIGEST_9                                                              (0x10020124)
#define SHA512_REG_SHA512_DIGEST_9                                                                  (0x124)
#define CLP_SHA512_REG_SHA512_DIGEST_10                                                             (0x10020128)
#define SHA512_REG_SHA512_DIGEST_10                                                                 (0x128)
#define CLP_SHA512_REG_SHA512_DIGEST_11                                                             (0x1002012c)
#define SHA512_REG_SHA512_DIGEST_11                                                                 (0x12c)
#define CLP_SHA512_REG_SHA512_DIGEST_12                                                             (0x10020130)
#define SHA512_REG_SHA512_DIGEST_12                                                                 (0x130)
#define CLP_SHA512_REG_SHA512_DIGEST_13                                                             (0x10020134)
#define SHA512_REG_SHA512_DIGEST_13                                                                 (0x134)
#define CLP_SHA512_REG_SHA512_DIGEST_14                                                             (0x10020138)
#define SHA512_REG_SHA512_DIGEST_14                                                                 (0x138)
#define CLP_SHA512_REG_SHA512_DIGEST_15                                                             (0x1002013c)
#define SHA512_REG_SHA512_DIGEST_15                                                                 (0x13c)
#define CLP_SHA512_REG_SHA512_KV_RD_CTRL                                                            (0x10020600)
#define SHA512_REG_SHA512_KV_RD_CTRL                                                                (0x600)
#define SHA512_REG_SHA512_KV_RD_CTRL_READ_EN_LOW                                                    (0)
#define SHA512_REG_SHA512_KV_RD_CTRL_READ_EN_MASK                                                   (0x1)
#define SHA512_REG_SHA512_KV_RD_CTRL_READ_ENTRY_LOW                                                 (1)
#define SHA512_REG_SHA512_KV_RD_CTRL_READ_ENTRY_MASK                                                (0xe)
#define SHA512_REG_SHA512_KV_RD_CTRL_ENTRY_IS_PCR_LOW                                               (4)
#define SHA512_REG_SHA512_KV_RD_CTRL_ENTRY_IS_PCR_MASK                                              (0x10)
#define SHA512_REG_SHA512_KV_RD_CTRL_ENTRY_DATA_SIZE_LOW                                            (5)
#define SHA512_REG_SHA512_KV_RD_CTRL_ENTRY_DATA_SIZE_MASK                                           (0x3e0)
#define SHA512_REG_SHA512_KV_RD_CTRL_RSVD_LOW                                                       (10)
#define SHA512_REG_SHA512_KV_RD_CTRL_RSVD_MASK                                                      (0x7ffffc00)
#define SHA512_REG_SHA512_KV_RD_CTRL_READ_DONE_LOW                                                  (31)
#define SHA512_REG_SHA512_KV_RD_CTRL_READ_DONE_MASK                                                 (0x80000000)
#define CLP_SHA512_REG_SHA512_KV_WR_CTRL                                                            (0x10020604)
#define SHA512_REG_SHA512_KV_WR_CTRL                                                                (0x604)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_EN_LOW                                                   (0)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_EN_MASK                                                  (0x1)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_ENTRY_LOW                                                (1)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_ENTRY_MASK                                               (0xe)
#define SHA512_REG_SHA512_KV_WR_CTRL_ENTRY_IS_PCR_LOW                                               (4)
#define SHA512_REG_SHA512_KV_WR_CTRL_ENTRY_IS_PCR_MASK                                              (0x10)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_KEY_DEST_VALID_LOW                                        (5)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_KEY_DEST_VALID_MASK                                       (0x20)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                      (6)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                     (0x40)
#define SHA512_REG_SHA512_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_LOW                                       (7)
#define SHA512_REG_SHA512_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_MASK                                      (0x80)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_PKEY_DEST_VALID_LOW                                        (8)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_PKEY_DEST_VALID_MASK                                       (0x100)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_SEED_DEST_VALID_LOW                                        (9)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_SEED_DEST_VALID_MASK                                       (0x200)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_MSG_DEST_VALID_LOW                                         (10)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_MSG_DEST_VALID_MASK                                        (0x400)
#define SHA512_REG_SHA512_KV_WR_CTRL_RSVD_LOW                                                       (11)
#define SHA512_REG_SHA512_KV_WR_CTRL_RSVD_MASK                                                      (0x7ffff800)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_DONE_LOW                                                 (31)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_DONE_MASK                                                (0x80000000)
#define CLP_SHA512_REG_INTR_BLOCK_RF_START                                                          (0x10020800)
#define CLP_SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                               (0x10020800)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                   (0x800)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                      (0)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                     (0x1)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                      (1)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                     (0x2)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                (0x10020804)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                    (0x804)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                      (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                     (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                      (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                     (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                      (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                     (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                      (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                     (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                (0x10020808)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                    (0x808)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                              (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                             (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                            (0x1002080c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                (0x80c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                            (0x10020810)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                (0x810)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                          (0x10020814)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                              (0x814)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                               (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                              (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                               (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                              (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                               (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                              (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                               (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                              (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                          (0x10020818)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                              (0x818)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                       (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                      (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                              (0x1002081c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                  (0x81c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                  (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                 (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                  (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                 (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                  (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                 (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                  (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                 (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                              (0x10020820)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                  (0x820)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                          (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                         (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                            (0x10020900)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                (0x900)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                            (0x10020904)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                (0x904)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                            (0x10020908)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                (0x908)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                            (0x1002090c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                (0x90c)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                    (0x10020980)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                        (0x980)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                       (0x10020a00)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                           (0xa00)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                       (0x10020a04)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                           (0xa04)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                       (0x10020a08)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                           (0xa08)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                       (0x10020a0c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                           (0xa0c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                               (0x10020a10)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                   (0xa10)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                         (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                        (0x1)
#define CLP_SHA256_REG_BASE_ADDR                                                                    (0x10028000)
#define CLP_SHA256_REG_SHA256_NAME_0                                                                (0x10028000)
#define SHA256_REG_SHA256_NAME_0                                                                    (0x0)
#define CLP_SHA256_REG_SHA256_NAME_1                                                                (0x10028004)
#define SHA256_REG_SHA256_NAME_1                                                                    (0x4)
#define CLP_SHA256_REG_SHA256_VERSION_0                                                             (0x10028008)
#define SHA256_REG_SHA256_VERSION_0                                                                 (0x8)
#define CLP_SHA256_REG_SHA256_VERSION_1                                                             (0x1002800c)
#define SHA256_REG_SHA256_VERSION_1                                                                 (0xc)
#define CLP_SHA256_REG_SHA256_CTRL                                                                  (0x10028010)
#define SHA256_REG_SHA256_CTRL                                                                      (0x10)
#define SHA256_REG_SHA256_CTRL_INIT_LOW                                                             (0)
#define SHA256_REG_SHA256_CTRL_INIT_MASK                                                            (0x1)
#define SHA256_REG_SHA256_CTRL_NEXT_LOW                                                             (1)
#define SHA256_REG_SHA256_CTRL_NEXT_MASK                                                            (0x2)
#define SHA256_REG_SHA256_CTRL_MODE_LOW                                                             (2)
#define SHA256_REG_SHA256_CTRL_MODE_MASK                                                            (0x4)
#define CLP_SHA256_REG_SHA256_STATUS                                                                (0x10028018)
#define SHA256_REG_SHA256_STATUS                                                                    (0x18)
#define SHA256_REG_SHA256_STATUS_READY_LOW                                                          (0)
#define SHA256_REG_SHA256_STATUS_READY_MASK                                                         (0x1)
#define SHA256_REG_SHA256_STATUS_VALID_LOW                                                          (1)
#define SHA256_REG_SHA256_STATUS_VALID_MASK                                                         (0x2)
#define CLP_SHA256_REG_SHA256_BLOCK_0                                                               (0x10028080)
#define SHA256_REG_SHA256_BLOCK_0                                                                   (0x80)
#define CLP_SHA256_REG_SHA256_BLOCK_1                                                               (0x10028084)
#define SHA256_REG_SHA256_BLOCK_1                                                                   (0x84)
#define CLP_SHA256_REG_SHA256_BLOCK_2                                                               (0x10028088)
#define SHA256_REG_SHA256_BLOCK_2                                                                   (0x88)
#define CLP_SHA256_REG_SHA256_BLOCK_3                                                               (0x1002808c)
#define SHA256_REG_SHA256_BLOCK_3                                                                   (0x8c)
#define CLP_SHA256_REG_SHA256_BLOCK_4                                                               (0x10028090)
#define SHA256_REG_SHA256_BLOCK_4                                                                   (0x90)
#define CLP_SHA256_REG_SHA256_BLOCK_5                                                               (0x10028094)
#define SHA256_REG_SHA256_BLOCK_5                                                                   (0x94)
#define CLP_SHA256_REG_SHA256_BLOCK_6                                                               (0x10028098)
#define SHA256_REG_SHA256_BLOCK_6                                                                   (0x98)
#define CLP_SHA256_REG_SHA256_BLOCK_7                                                               (0x1002809c)
#define SHA256_REG_SHA256_BLOCK_7                                                                   (0x9c)
#define CLP_SHA256_REG_SHA256_BLOCK_8                                                               (0x100280a0)
#define SHA256_REG_SHA256_BLOCK_8                                                                   (0xa0)
#define CLP_SHA256_REG_SHA256_BLOCK_9                                                               (0x100280a4)
#define SHA256_REG_SHA256_BLOCK_9                                                                   (0xa4)
#define CLP_SHA256_REG_SHA256_BLOCK_10                                                              (0x100280a8)
#define SHA256_REG_SHA256_BLOCK_10                                                                  (0xa8)
#define CLP_SHA256_REG_SHA256_BLOCK_11                                                              (0x100280ac)
#define SHA256_REG_SHA256_BLOCK_11                                                                  (0xac)
#define CLP_SHA256_REG_SHA256_BLOCK_12                                                              (0x100280b0)
#define SHA256_REG_SHA256_BLOCK_12                                                                  (0xb0)
#define CLP_SHA256_REG_SHA256_BLOCK_13                                                              (0x100280b4)
#define SHA256_REG_SHA256_BLOCK_13                                                                  (0xb4)
#define CLP_SHA256_REG_SHA256_BLOCK_14                                                              (0x100280b8)
#define SHA256_REG_SHA256_BLOCK_14                                                                  (0xb8)
#define CLP_SHA256_REG_SHA256_BLOCK_15                                                              (0x100280bc)
#define SHA256_REG_SHA256_BLOCK_15                                                                  (0xbc)
#define CLP_SHA256_REG_SHA256_DIGEST_0                                                              (0x10028100)
#define SHA256_REG_SHA256_DIGEST_0                                                                  (0x100)
#define CLP_SHA256_REG_SHA256_DIGEST_1                                                              (0x10028104)
#define SHA256_REG_SHA256_DIGEST_1                                                                  (0x104)
#define CLP_SHA256_REG_SHA256_DIGEST_2                                                              (0x10028108)
#define SHA256_REG_SHA256_DIGEST_2                                                                  (0x108)
#define CLP_SHA256_REG_SHA256_DIGEST_3                                                              (0x1002810c)
#define SHA256_REG_SHA256_DIGEST_3                                                                  (0x10c)
#define CLP_SHA256_REG_SHA256_DIGEST_4                                                              (0x10028110)
#define SHA256_REG_SHA256_DIGEST_4                                                                  (0x110)
#define CLP_SHA256_REG_SHA256_DIGEST_5                                                              (0x10028114)
#define SHA256_REG_SHA256_DIGEST_5                                                                  (0x114)
#define CLP_SHA256_REG_SHA256_DIGEST_6                                                              (0x10028118)
#define SHA256_REG_SHA256_DIGEST_6                                                                  (0x118)
#define CLP_SHA256_REG_SHA256_DIGEST_7                                                              (0x1002811c)
#define SHA256_REG_SHA256_DIGEST_7                                                                  (0x11c)
#define CLP_SHA256_INTR_REGS_BASE_ADDR                                                              (0x10028800)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_START                                                    (0x10028800)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                         (0x10028800)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                             (0x0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                               (0x1)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                (1)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                               (0x2)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R                                          (0x10028804)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R                                              (0x4)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                               (0x1)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                (1)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                               (0x2)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                (2)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                               (0x4)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                (3)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                               (0x8)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                          (0x10028808)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                              (0x8)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                        (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                       (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                      (0x1002880c)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                          (0xc)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                              (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                             (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                      (0x10028810)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                          (0x10)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                              (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                             (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                    (0x10028814)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                        (0x14)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                         (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                        (0x1)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                         (1)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                        (0x2)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                         (2)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                        (0x4)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                         (3)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                        (0x8)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                    (0x10028818)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                        (0x18)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                 (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                        (0x1002881c)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                            (0x1c)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                            (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                           (0x1)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                            (1)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                           (0x2)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                            (2)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                           (0x4)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                            (3)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                           (0x8)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                        (0x10028820)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                            (0x20)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                    (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                   (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                      (0x10028900)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                          (0x100)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                      (0x10028904)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                          (0x104)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                      (0x10028908)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                          (0x108)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                      (0x1002890c)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                          (0x10c)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                              (0x10028980)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                  (0x180)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                 (0x10028a00)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                     (0x200)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                 (0x10028a04)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                     (0x204)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                 (0x10028a08)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                     (0x208)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                 (0x10028a0c)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                     (0x20c)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                         (0x10028a10)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                             (0x210)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define SHA256_INTR_REGS_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#define CLP_MBOX_CSR_BASE_ADDR                                                                      (0x30020000)
#define CLP_MBOX_CSR_MBOX_LOCK                                                                      (0x30020000)
#define MBOX_CSR_MBOX_LOCK                                                                          (0x0)
#define MBOX_CSR_MBOX_LOCK_LOCK_LOW                                                                 (0)
#define MBOX_CSR_MBOX_LOCK_LOCK_MASK                                                                (0x1)
#define CLP_MBOX_CSR_MBOX_USER                                                                      (0x30020004)
#define MBOX_CSR_MBOX_USER                                                                          (0x4)
#define CLP_MBOX_CSR_MBOX_CMD                                                                       (0x30020008)
#define MBOX_CSR_MBOX_CMD                                                                           (0x8)
#define CLP_MBOX_CSR_MBOX_DLEN                                                                      (0x3002000c)
#define MBOX_CSR_MBOX_DLEN                                                                          (0xc)
#define CLP_MBOX_CSR_MBOX_DATAIN                                                                    (0x30020010)
#define MBOX_CSR_MBOX_DATAIN                                                                        (0x10)
#define CLP_MBOX_CSR_MBOX_DATAOUT                                                                   (0x30020014)
#define MBOX_CSR_MBOX_DATAOUT                                                                       (0x14)
#define CLP_MBOX_CSR_MBOX_EXECUTE                                                                   (0x30020018)
#define MBOX_CSR_MBOX_EXECUTE                                                                       (0x18)
#define MBOX_CSR_MBOX_EXECUTE_EXECUTE_LOW                                                           (0)
#define MBOX_CSR_MBOX_EXECUTE_EXECUTE_MASK                                                          (0x1)
#define CLP_MBOX_CSR_MBOX_STATUS                                                                    (0x3002001c)
#define MBOX_CSR_MBOX_STATUS                                                                        (0x1c)
#define MBOX_CSR_MBOX_STATUS_STATUS_LOW                                                             (0)
#define MBOX_CSR_MBOX_STATUS_STATUS_MASK                                                            (0x3)
#define CLP_MBOX_REG_BASE_ADDR                                                                      (0x30030000)
#define CLP_MBOX_REG_HW_ERROR_FATAL                                                                 (0x30030000)
#define MBOX_REG_HW_ERROR_FATAL                                                                     (0x0)
#define CLP_MBOX_REG_HW_ERROR_NON_FATAL                                                             (0x30030004)
#define MBOX_REG_HW_ERROR_NON_FATAL                                                                 (0x4)
#define CLP_MBOX_REG_FW_ERROR_FATAL                                                                 (0x30030008)
#define MBOX_REG_FW_ERROR_FATAL                                                                     (0x8)
#define CLP_MBOX_REG_FW_ERROR_NON_FATAL                                                             (0x3003000c)
#define MBOX_REG_FW_ERROR_NON_FATAL                                                                 (0xc)
#define CLP_MBOX_REG_HW_ERROR_ENC                                                                   (0x30030010)
#define MBOX_REG_HW_ERROR_ENC                                                                       (0x10)
#define CLP_MBOX_REG_FW_ERROR_ENC                                                                   (0x30030014)
#define MBOX_REG_FW_ERROR_ENC                                                                       (0x14)
#define CLP_MBOX_REG_BOOT_STATUS                                                                    (0x30030018)
#define MBOX_REG_BOOT_STATUS                                                                        (0x18)
#define CLP_MBOX_REG_FLOW_STATUS                                                                    (0x3003001c)
#define MBOX_REG_FLOW_STATUS                                                                        (0x1c)
#define MBOX_REG_FLOW_STATUS_STATUS_LOW                                                             (0)
#define MBOX_REG_FLOW_STATUS_STATUS_MASK                                                            (0x3fffffff)
#define MBOX_REG_FLOW_STATUS_READY_FOR_FW_LOW                                                       (30)
#define MBOX_REG_FLOW_STATUS_READY_FOR_FW_MASK                                                      (0x40000000)
#define MBOX_REG_FLOW_STATUS_READY_FOR_RUNTIME_LOW                                                  (31)
#define MBOX_REG_FLOW_STATUS_READY_FOR_RUNTIME_MASK                                                 (0x80000000)
#define CLP_MBOX_REG_CLEAR_SECRETS                                                                  (0x30030020)
#define MBOX_REG_CLEAR_SECRETS                                                                      (0x20)
#define MBOX_REG_CLEAR_SECRETS_CLEAR_LOW                                                            (0)
#define MBOX_REG_CLEAR_SECRETS_CLEAR_MASK                                                           (0x1)
#define CLP_MBOX_REG_GENERIC_INPUT_WIRES_0                                                          (0x30030024)
#define MBOX_REG_GENERIC_INPUT_WIRES_0                                                              (0x24)
#define CLP_MBOX_REG_GENERIC_INPUT_WIRES_1                                                          (0x30030028)
#define MBOX_REG_GENERIC_INPUT_WIRES_1                                                              (0x28)
#define CLP_MBOX_REG_GENERIC_OUTPUT_WIRES_0                                                         (0x3003002c)
#define MBOX_REG_GENERIC_OUTPUT_WIRES_0                                                             (0x2c)
#define CLP_MBOX_REG_GENERIC_OUTPUT_WIRES_1                                                         (0x30030030)
#define MBOX_REG_GENERIC_OUTPUT_WIRES_1                                                             (0x30)
#define CLP_MBOX_REG_UDS_SEED_0                                                                     (0x30030200)
#define MBOX_REG_UDS_SEED_0                                                                         (0x200)
#define CLP_MBOX_REG_UDS_SEED_1                                                                     (0x30030204)
#define MBOX_REG_UDS_SEED_1                                                                         (0x204)
#define CLP_MBOX_REG_UDS_SEED_2                                                                     (0x30030208)
#define MBOX_REG_UDS_SEED_2                                                                         (0x208)
#define CLP_MBOX_REG_UDS_SEED_3                                                                     (0x3003020c)
#define MBOX_REG_UDS_SEED_3                                                                         (0x20c)
#define CLP_MBOX_REG_UDS_SEED_4                                                                     (0x30030210)
#define MBOX_REG_UDS_SEED_4                                                                         (0x210)
#define CLP_MBOX_REG_UDS_SEED_5                                                                     (0x30030214)
#define MBOX_REG_UDS_SEED_5                                                                         (0x214)
#define CLP_MBOX_REG_UDS_SEED_6                                                                     (0x30030218)
#define MBOX_REG_UDS_SEED_6                                                                         (0x218)
#define CLP_MBOX_REG_UDS_SEED_7                                                                     (0x3003021c)
#define MBOX_REG_UDS_SEED_7                                                                         (0x21c)
#define CLP_MBOX_REG_UDS_SEED_8                                                                     (0x30030220)
#define MBOX_REG_UDS_SEED_8                                                                         (0x220)
#define CLP_MBOX_REG_UDS_SEED_9                                                                     (0x30030224)
#define MBOX_REG_UDS_SEED_9                                                                         (0x224)
#define CLP_MBOX_REG_UDS_SEED_10                                                                    (0x30030228)
#define MBOX_REG_UDS_SEED_10                                                                        (0x228)
#define CLP_MBOX_REG_UDS_SEED_11                                                                    (0x3003022c)
#define MBOX_REG_UDS_SEED_11                                                                        (0x22c)
#define CLP_MBOX_REG_FIELD_ENTROPY_0                                                                (0x30030230)
#define MBOX_REG_FIELD_ENTROPY_0                                                                    (0x230)
#define CLP_MBOX_REG_FIELD_ENTROPY_1                                                                (0x30030234)
#define MBOX_REG_FIELD_ENTROPY_1                                                                    (0x234)
#define CLP_MBOX_REG_FIELD_ENTROPY_2                                                                (0x30030238)
#define MBOX_REG_FIELD_ENTROPY_2                                                                    (0x238)
#define CLP_MBOX_REG_FIELD_ENTROPY_3                                                                (0x3003023c)
#define MBOX_REG_FIELD_ENTROPY_3                                                                    (0x23c)
#define CLP_MBOX_REG_FIELD_ENTROPY_4                                                                (0x30030240)
#define MBOX_REG_FIELD_ENTROPY_4                                                                    (0x240)
#define CLP_MBOX_REG_FIELD_ENTROPY_5                                                                (0x30030244)
#define MBOX_REG_FIELD_ENTROPY_5                                                                    (0x244)
#define CLP_MBOX_REG_FIELD_ENTROPY_6                                                                (0x30030248)
#define MBOX_REG_FIELD_ENTROPY_6                                                                    (0x248)
#define CLP_MBOX_REG_FIELD_ENTROPY_7                                                                (0x3003024c)
#define MBOX_REG_FIELD_ENTROPY_7                                                                    (0x24c)
#define CLP_MBOX_REG_FIELD_ENTROPY_8                                                                (0x30030250)
#define MBOX_REG_FIELD_ENTROPY_8                                                                    (0x250)
#define CLP_MBOX_REG_FIELD_ENTROPY_9                                                                (0x30030254)
#define MBOX_REG_FIELD_ENTROPY_9                                                                    (0x254)
#define CLP_MBOX_REG_FIELD_ENTROPY_10                                                               (0x30030258)
#define MBOX_REG_FIELD_ENTROPY_10                                                                   (0x258)
#define CLP_MBOX_REG_FIELD_ENTROPY_11                                                               (0x3003025c)
#define MBOX_REG_FIELD_ENTROPY_11                                                                   (0x25c)
#define CLP_MBOX_REG_FIELD_ENTROPY_12                                                               (0x30030260)
#define MBOX_REG_FIELD_ENTROPY_12                                                                   (0x260)
#define CLP_MBOX_REG_FIELD_ENTROPY_13                                                               (0x30030264)
#define MBOX_REG_FIELD_ENTROPY_13                                                                   (0x264)
#define CLP_MBOX_REG_FIELD_ENTROPY_14                                                               (0x30030268)
#define MBOX_REG_FIELD_ENTROPY_14                                                                   (0x268)
#define CLP_MBOX_REG_FIELD_ENTROPY_15                                                               (0x3003026c)
#define MBOX_REG_FIELD_ENTROPY_15                                                                   (0x26c)
#define CLP_MBOX_REG_FIELD_ENTROPY_16                                                               (0x30030270)
#define MBOX_REG_FIELD_ENTROPY_16                                                                   (0x270)
#define CLP_MBOX_REG_FIELD_ENTROPY_17                                                               (0x30030274)
#define MBOX_REG_FIELD_ENTROPY_17                                                                   (0x274)
#define CLP_MBOX_REG_FIELD_ENTROPY_18                                                               (0x30030278)
#define MBOX_REG_FIELD_ENTROPY_18                                                                   (0x278)
#define CLP_MBOX_REG_FIELD_ENTROPY_19                                                               (0x3003027c)
#define MBOX_REG_FIELD_ENTROPY_19                                                                   (0x27c)
#define CLP_MBOX_REG_FIELD_ENTROPY_20                                                               (0x30030280)
#define MBOX_REG_FIELD_ENTROPY_20                                                                   (0x280)
#define CLP_MBOX_REG_FIELD_ENTROPY_21                                                               (0x30030284)
#define MBOX_REG_FIELD_ENTROPY_21                                                                   (0x284)
#define CLP_MBOX_REG_FIELD_ENTROPY_22                                                               (0x30030288)
#define MBOX_REG_FIELD_ENTROPY_22                                                                   (0x288)
#define CLP_MBOX_REG_FIELD_ENTROPY_23                                                               (0x3003028c)
#define MBOX_REG_FIELD_ENTROPY_23                                                                   (0x28c)
#define CLP_MBOX_REG_FIELD_ENTROPY_24                                                               (0x30030290)
#define MBOX_REG_FIELD_ENTROPY_24                                                                   (0x290)
#define CLP_MBOX_REG_FIELD_ENTROPY_25                                                               (0x30030294)
#define MBOX_REG_FIELD_ENTROPY_25                                                                   (0x294)
#define CLP_MBOX_REG_FIELD_ENTROPY_26                                                               (0x30030298)
#define MBOX_REG_FIELD_ENTROPY_26                                                                   (0x298)
#define CLP_MBOX_REG_FIELD_ENTROPY_27                                                               (0x3003029c)
#define MBOX_REG_FIELD_ENTROPY_27                                                                   (0x29c)
#define CLP_MBOX_REG_FIELD_ENTROPY_28                                                               (0x300302a0)
#define MBOX_REG_FIELD_ENTROPY_28                                                                   (0x2a0)
#define CLP_MBOX_REG_FIELD_ENTROPY_29                                                               (0x300302a4)
#define MBOX_REG_FIELD_ENTROPY_29                                                                   (0x2a4)
#define CLP_MBOX_REG_FIELD_ENTROPY_30                                                               (0x300302a8)
#define MBOX_REG_FIELD_ENTROPY_30                                                                   (0x2a8)
#define CLP_MBOX_REG_FIELD_ENTROPY_31                                                               (0x300302ac)
#define MBOX_REG_FIELD_ENTROPY_31                                                                   (0x2ac)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_0                                                       (0x300302b0)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_0                                                           (0x2b0)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_1                                                       (0x300302b4)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_1                                                           (0x2b4)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_2                                                       (0x300302b8)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_2                                                           (0x2b8)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_3                                                       (0x300302bc)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_3                                                           (0x2bc)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_4                                                       (0x300302c0)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_4                                                           (0x2c0)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_5                                                       (0x300302c4)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_5                                                           (0x2c4)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_6                                                       (0x300302c8)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_6                                                           (0x2c8)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_7                                                       (0x300302cc)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_7                                                           (0x2cc)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_8                                                       (0x300302d0)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_8                                                           (0x2d0)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_9                                                       (0x300302d4)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_9                                                           (0x2d4)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_10                                                      (0x300302d8)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_10                                                          (0x2d8)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_0_11                                                      (0x300302dc)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_0_11                                                          (0x2dc)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_0                                                       (0x300302e0)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_0                                                           (0x2e0)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_1                                                       (0x300302e4)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_1                                                           (0x2e4)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_2                                                       (0x300302e8)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_2                                                           (0x2e8)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_3                                                       (0x300302ec)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_3                                                           (0x2ec)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_4                                                       (0x300302f0)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_4                                                           (0x2f0)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_5                                                       (0x300302f4)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_5                                                           (0x2f4)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_6                                                       (0x300302f8)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_6                                                           (0x2f8)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_7                                                       (0x300302fc)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_7                                                           (0x2fc)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_8                                                       (0x30030300)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_8                                                           (0x300)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_9                                                       (0x30030304)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_9                                                           (0x304)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_10                                                      (0x30030308)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_10                                                          (0x308)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_1_11                                                      (0x3003030c)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_1_11                                                          (0x30c)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_0                                                       (0x30030310)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_0                                                           (0x310)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_1                                                       (0x30030314)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_1                                                           (0x314)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_2                                                       (0x30030318)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_2                                                           (0x318)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_3                                                       (0x3003031c)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_3                                                           (0x31c)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_4                                                       (0x30030320)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_4                                                           (0x320)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_5                                                       (0x30030324)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_5                                                           (0x324)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_6                                                       (0x30030328)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_6                                                           (0x328)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_7                                                       (0x3003032c)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_7                                                           (0x32c)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_8                                                       (0x30030330)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_8                                                           (0x330)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_9                                                       (0x30030334)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_9                                                           (0x334)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_10                                                      (0x30030338)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_10                                                          (0x338)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_2_11                                                      (0x3003033c)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_2_11                                                          (0x33c)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_0                                                       (0x30030340)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_0                                                           (0x340)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_1                                                       (0x30030344)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_1                                                           (0x344)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_2                                                       (0x30030348)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_2                                                           (0x348)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_3                                                       (0x3003034c)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_3                                                           (0x34c)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_4                                                       (0x30030350)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_4                                                           (0x350)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_5                                                       (0x30030354)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_5                                                           (0x354)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_6                                                       (0x30030358)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_6                                                           (0x358)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_7                                                       (0x3003035c)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_7                                                           (0x35c)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_8                                                       (0x30030360)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_8                                                           (0x360)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_9                                                       (0x30030364)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_9                                                           (0x364)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_10                                                      (0x30030368)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_10                                                          (0x368)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_3_11                                                      (0x3003036c)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_3_11                                                          (0x36c)
#define CLP_MBOX_REG_KEY_MANIFEST_PK_HASH_MASK                                                      (0x30030370)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_MASK                                                          (0x370)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_MASK_MASK_LOW                                                 (0)
#define MBOX_REG_KEY_MANIFEST_PK_HASH_MASK_MASK_MASK                                                (0xf)
#define CLP_MBOX_REG_KEY_MANIFEST_SVN                                                               (0x30030374)
#define MBOX_REG_KEY_MANIFEST_SVN                                                                   (0x374)
#define CLP_MBOX_REG_BOOT_LOADER_SVN                                                                (0x30030378)
#define MBOX_REG_BOOT_LOADER_SVN                                                                    (0x378)
#define CLP_MBOX_REG_RUNTIME_SVN_0                                                                  (0x3003037c)
#define MBOX_REG_RUNTIME_SVN_0                                                                      (0x37c)
#define CLP_MBOX_REG_RUNTIME_SVN_1                                                                  (0x30030380)
#define MBOX_REG_RUNTIME_SVN_1                                                                      (0x380)
#define CLP_MBOX_REG_RUNTIME_SVN_2                                                                  (0x30030384)
#define MBOX_REG_RUNTIME_SVN_2                                                                      (0x384)
#define CLP_MBOX_REG_RUNTIME_SVN_3                                                                  (0x30030388)
#define MBOX_REG_RUNTIME_SVN_3                                                                      (0x388)
#define CLP_MBOX_REG_ANTI_ROLLBACK_DISABLE                                                          (0x3003038c)
#define MBOX_REG_ANTI_ROLLBACK_DISABLE                                                              (0x38c)
#define MBOX_REG_ANTI_ROLLBACK_DISABLE_DIS_LOW                                                      (0)
#define MBOX_REG_ANTI_ROLLBACK_DISABLE_DIS_MASK                                                     (0x1)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_0                                                       (0x30030390)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_0                                                           (0x390)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_1                                                       (0x30030394)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_1                                                           (0x394)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_2                                                       (0x30030398)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_2                                                           (0x398)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_3                                                       (0x3003039c)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_3                                                           (0x39c)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_4                                                       (0x300303a0)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_4                                                           (0x3a0)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_5                                                       (0x300303a4)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_5                                                           (0x3a4)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_6                                                       (0x300303a8)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_6                                                           (0x3a8)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_7                                                       (0x300303ac)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_7                                                           (0x3ac)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_8                                                       (0x300303b0)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_8                                                           (0x3b0)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_9                                                       (0x300303b4)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_9                                                           (0x3b4)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_10                                                      (0x300303b8)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_10                                                          (0x3b8)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_11                                                      (0x300303bc)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_11                                                          (0x3bc)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_12                                                      (0x300303c0)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_12                                                          (0x3c0)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_13                                                      (0x300303c4)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_13                                                          (0x3c4)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_14                                                      (0x300303c8)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_14                                                          (0x3c8)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_15                                                      (0x300303cc)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_15                                                          (0x3cc)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_16                                                      (0x300303d0)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_16                                                          (0x3d0)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_17                                                      (0x300303d4)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_17                                                          (0x3d4)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_18                                                      (0x300303d8)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_18                                                          (0x3d8)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_19                                                      (0x300303dc)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_19                                                          (0x3dc)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_20                                                      (0x300303e0)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_20                                                          (0x3e0)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_21                                                      (0x300303e4)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_21                                                          (0x3e4)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_22                                                      (0x300303e8)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_22                                                          (0x3e8)
#define CLP_MBOX_REG_IEEE_IDEVID_CERT_CHAIN_23                                                      (0x300303ec)
#define MBOX_REG_IEEE_IDEVID_CERT_CHAIN_23                                                          (0x3ec)
#define CLP_MBOX_REG_FUSE_DONE                                                                      (0x300303f0)
#define MBOX_REG_FUSE_DONE                                                                          (0x3f0)
#define MBOX_REG_FUSE_DONE_DONE_LOW                                                                 (0)
#define MBOX_REG_FUSE_DONE_DONE_MASK                                                                (0x1)
#define CLP_MBOX_REG_OBF_KEY_0                                                                      (0x300303f4)
#define MBOX_REG_OBF_KEY_0                                                                          (0x3f4)
#define CLP_MBOX_REG_OBF_KEY_1                                                                      (0x300303f8)
#define MBOX_REG_OBF_KEY_1                                                                          (0x3f8)
#define CLP_MBOX_REG_OBF_KEY_2                                                                      (0x300303fc)
#define MBOX_REG_OBF_KEY_2                                                                          (0x3fc)
#define CLP_MBOX_REG_OBF_KEY_3                                                                      (0x30030400)
#define MBOX_REG_OBF_KEY_3                                                                          (0x400)
#define CLP_MBOX_REG_OBF_KEY_4                                                                      (0x30030404)
#define MBOX_REG_OBF_KEY_4                                                                          (0x404)
#define CLP_MBOX_REG_OBF_KEY_5                                                                      (0x30030408)
#define MBOX_REG_OBF_KEY_5                                                                          (0x408)
#define CLP_MBOX_REG_OBF_KEY_6                                                                      (0x3003040c)
#define MBOX_REG_OBF_KEY_6                                                                          (0x40c)
#define CLP_MBOX_REG_OBF_KEY_7                                                                      (0x30030410)
#define MBOX_REG_OBF_KEY_7                                                                          (0x410)
#define CLP_MBOX_REG_INTR_BLOCK_RF_START                                                            (0x30030800)
#define CLP_MBOX_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                 (0x30030800)
#define MBOX_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                     (0x800)
#define MBOX_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                        (0)
#define MBOX_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                       (0x1)
#define MBOX_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                        (1)
#define MBOX_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                       (0x2)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                  (0x30030804)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                      (0x804)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_LOW                                (0)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_MASK                               (0x1)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INV_DEV_EN_LOW                                 (1)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INV_DEV_EN_MASK                                (0x2)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_CMD_FAIL_EN_LOW                                (2)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_CMD_FAIL_EN_MASK                               (0x4)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_BAD_FUSE_EN_LOW                                (3)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_BAD_FUSE_EN_MASK                               (0x8)
#define CLP_MBOX_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                  (0x30030808)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                      (0x808)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_AVAIL_EN_LOW                               (0)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_AVAIL_EN_MASK                              (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                              (0x3003080c)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                  (0x80c)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                      (0)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                     (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                              (0x30030810)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                  (0x810)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                      (0)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                     (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                            (0x30030814)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                (0x814)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_LOW                         (0)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_MASK                        (0x1)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INV_DEV_STS_LOW                          (1)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INV_DEV_STS_MASK                         (0x2)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_CMD_FAIL_STS_LOW                         (2)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_CMD_FAIL_STS_MASK                        (0x4)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_BAD_FUSE_STS_LOW                         (3)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_BAD_FUSE_STS_MASK                        (0x8)
#define CLP_MBOX_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                            (0x30030818)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                (0x818)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_AVAIL_STS_LOW                        (0)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_AVAIL_STS_MASK                       (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                (0x3003081c)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                    (0x81c)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_LOW                            (0)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_MASK                           (0x1)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INV_DEV_TRIG_LOW                             (1)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INV_DEV_TRIG_MASK                            (0x2)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_CMD_FAIL_TRIG_LOW                            (2)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_CMD_FAIL_TRIG_MASK                           (0x4)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_BAD_FUSE_TRIG_LOW                            (3)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_BAD_FUSE_TRIG_MASK                           (0x8)
#define CLP_MBOX_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                (0x30030820)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                    (0x820)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_AVAIL_TRIG_LOW                           (0)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_AVAIL_TRIG_MASK                          (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                      (0x30030900)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                          (0x900)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_R                                       (0x30030904)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_R                                           (0x904)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_R                                      (0x30030908)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_R                                          (0x908)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_R                                      (0x3003090c)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_R                                          (0x90c)
#define CLP_MBOX_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_R                                     (0x30030980)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_R                                         (0x980)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                 (0x30030a00)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                     (0xa00)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R                                  (0x30030a04)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R                                      (0xa04)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R                                 (0x30030a08)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R                                     (0xa08)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R                                 (0x30030a0c)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R                                     (0xa0c)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define MBOX_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_MBOX_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R                                (0x30030a10)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R                                    (0xa10)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_LOW                          (0)
#define MBOX_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_MASK                         (0x1)


#endif