Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 11 18:54:11 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file new_top_v2_timing_summary_routed.rpt -pb new_top_v2_timing_summary_routed.pb -rpx new_top_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : new_top_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                 57          
TIMING-18  Warning   Missing input or output delay                         10          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.867     -317.445                     57                  260        0.188        0.000                      0                  260        4.500        0.000                       0                   144  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.867     -317.445                     57                  260        0.188        0.000                      0                  260        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           57  Failing Endpoints,  Worst Slack       -5.867ns,  Total Violation     -317.445ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.867ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.433ns  (logic 7.608ns (49.296%)  route 7.825ns (50.704%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.740    20.021    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.302    20.323 r  parse1/data_g[1]_i_1/O
                         net (fo=2, routed)           0.612    20.935    parse1/data_g[1]
    SLICE_X10Y59         FDRE                                         r  parse1/data_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.525    14.948    parse1/clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  parse1/data_g_reg[1]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.031    15.068    parse1/data_g_reg[1]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -20.935    
  -------------------------------------------------------------------
                         slack                                 -5.867    

Slack (VIOLATED) :        -5.843ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.477ns  (logic 7.608ns (49.158%)  route 7.869ns (50.842%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.713    19.994    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.302    20.296 r  parse1/data_r[3]_i_1/O
                         net (fo=2, routed)           0.682    20.978    parse1/data_r[3]
    SLICE_X4Y60          FDRE                                         r  parse1/data_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.601    15.024    parse1/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  parse1/data_out_r_reg[3]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)       -0.040    15.135    parse1/data_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -20.978    
  -------------------------------------------------------------------
                         slack                                 -5.843    

Slack (VIOLATED) :        -5.827ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.439ns  (logic 7.608ns (49.276%)  route 7.831ns (50.724%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.723    20.004    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.302    20.306 r  parse1/data_r[6]_i_1/O
                         net (fo=2, routed)           0.635    20.941    parse1/data_r[6]
    SLICE_X3Y61          FDRE                                         r  parse1/data_out_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.602    15.025    parse1/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  parse1/data_out_r_reg[6]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)       -0.062    15.114    parse1/data_out_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -20.941    
  -------------------------------------------------------------------
                         slack                                 -5.827    

Slack (VIOLATED) :        -5.793ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.422ns  (logic 7.608ns (49.334%)  route 7.813ns (50.666%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.713    19.994    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.302    20.296 r  parse1/data_r[3]_i_1/O
                         net (fo=2, routed)           0.627    20.923    parse1/data_r[3]
    SLICE_X6Y59          FDRE                                         r  parse1/data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.601    15.024    parse1/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  parse1/data_r_reg[3]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)       -0.045    15.130    parse1/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -20.923    
  -------------------------------------------------------------------
                         slack                                 -5.793    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.252ns  (logic 7.608ns (49.883%)  route 7.644ns (50.117%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.672    19.954    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.302    20.256 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.498    20.754    parse1/data_out_r[7]_i_1_n_0
    SLICE_X6Y60          FDRE                                         r  parse1/data_out_g_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.601    15.024    parse1/clk_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  parse1/data_out_g_reg[7]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X6Y60          FDRE (Setup_fdre_C_CE)      -0.169    15.006    parse1/data_out_g_reg[7]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -20.754    
  -------------------------------------------------------------------
                         slack                                 -5.747    

Slack (VIOLATED) :        -5.724ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.354ns  (logic 7.608ns (49.552%)  route 7.746ns (50.448%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.645    19.927    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X6Y59          LUT6 (Prop_lut6_I3_O)        0.302    20.229 r  parse1/data_g[6]_i_1/O
                         net (fo=2, routed)           0.627    20.855    parse1/data_g[6]
    SLICE_X7Y61          FDRE                                         r  parse1/data_out_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.600    15.023    parse1/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  parse1/data_out_g_reg[6]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)       -0.043    15.131    parse1/data_out_g_reg[6]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -20.855    
  -------------------------------------------------------------------
                         slack                                 -5.724    

Slack (VIOLATED) :        -5.699ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.358ns  (logic 7.608ns (49.536%)  route 7.750ns (50.464%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.740    20.021    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.302    20.323 r  parse1/data_g[1]_i_1/O
                         net (fo=2, routed)           0.537    20.860    parse1/data_g[1]
    SLICE_X6Y61          FDRE                                         r  parse1/data_out_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.600    15.023    parse1/clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  parse1/data_out_g_reg[1]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)       -0.013    15.161    parse1/data_out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -20.860    
  -------------------------------------------------------------------
                         slack                                 -5.699    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.265ns  (logic 7.256ns (47.533%)  route 8.009ns (52.467%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.928 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[1]
                         net (fo=18, routed)          0.918    19.847    parse1/one_byte_ready3_inferred__0/i___373_carry_n_6
    SLICE_X6Y61          LUT5 (Prop_lut5_I2_O)        0.303    20.150 r  parse1/data_r[0]_i_1/O
                         net (fo=2, routed)           0.617    20.767    parse1/data_r[0]
    SLICE_X4Y60          FDRE                                         r  parse1/data_out_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.601    15.024    parse1/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  parse1/data_out_r_reg[0]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)       -0.095    15.080    parse1/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -20.767    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.683ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.212ns  (logic 7.608ns (50.014%)  route 7.604ns (49.986%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.417    19.699    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.302    20.001 r  parse1/data_g[0]_i_1/O
                         net (fo=2, routed)           0.713    20.713    parse1/data_g[0]
    SLICE_X9Y58          FDRE                                         r  parse1/data_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.523    14.946    parse1/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  parse1/data_g_reg[0]/C
                         clock pessimism              0.187    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)       -0.067    15.030    parse1/data_g_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -20.713    
  -------------------------------------------------------------------
                         slack                                 -5.683    

Slack (VIOLATED) :        -5.669ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.326ns  (logic 7.608ns (49.641%)  route 7.718ns (50.359%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.899     5.502    parse1/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.299     6.256    parse1/count_reg[1]_repN
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.986 f  parse1/i__carry_i_9/O[3]
                         net (fo=8, routed)           0.637     7.623    parse1/one_byte_ready4[4]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.306     7.929 r  parse1/i__carry_i_11/O
                         net (fo=1, routed)           0.000     7.929    parse1/i__carry_i_11_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.330 r  parse1/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.330    parse1/i__carry_i_8_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     8.445    parse1/i__carry__0_i_9_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.779 r  parse1/i__carry__1_i_9/O[1]
                         net (fo=1, routed)           0.438     9.217    parse1/one_byte_ready5[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.303     9.520 r  parse1/i__carry__1_i_12/O
                         net (fo=28, routed)          0.941    10.461    parse1/i__carry__1_i_12_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.124    10.585 r  parse1/i__carry__2_i_2/O
                         net (fo=4, routed)           0.796    11.381    parse1/i__carry__2_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.785 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.650    12.757    parse1/one_byte_ready3_inferred__0/i__carry__3_n_6
    SLICE_X14Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    13.489 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.489    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.804 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[3]
                         net (fo=3, routed)           0.327    14.131    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.307    14.438 r  parse1/i___323_carry__2_i_10_replica/O
                         net (fo=1, routed)           0.571    15.010    parse1/i___323_carry__2_i_10_n_0_repN
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    15.134 r  parse1/i___323_carry__2_i_2/O
                         net (fo=1, routed)           0.749    15.883    parse1/i___323_carry__2_i_2_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.287 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.287    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.602 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.463    17.065    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.796 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.602    18.398    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X7Y59          LUT4 (Prop_lut4_I3_O)        0.303    18.701 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.701    parse1/i___373_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.281 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=18, routed)          0.661    19.942    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.302    20.244 r  parse1/data_g[7]_i_1/O
                         net (fo=2, routed)           0.584    20.828    parse1/data_g[7]
    SLICE_X6Y60          FDRE                                         r  parse1/data_out_g_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.601    15.024    parse1/clk_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  parse1/data_out_g_reg[7]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)       -0.016    15.159    parse1/data_out_g_reg[7]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -20.828    
  -------------------------------------------------------------------
                         slack                                 -5.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 recv/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.573     1.492    recv/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  recv/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  recv/FSM_onehot_current_state_reg[2]/Q
                         net (fo=43, routed)          0.135     1.768    recv/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X14Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  recv/clk_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    recv/clk_counter[2]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  recv/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.844     2.009    recv/clk_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  recv/clk_counter_reg[2]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.120     1.625    recv/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 parse1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.928%)  route 0.146ns (29.072%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.670     1.590    parse1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  parse1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  parse1/count_reg[14]/Q
                         net (fo=8, routed)           0.145     1.876    parse1/count_reg[14]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.036 r  parse1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    parse1/count_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.090 r  parse1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.090    parse1/count_reg[16]_i_1_n_7
    SLICE_X7Y50          FDRE                                         r  parse1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/count_reg[16]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    parse1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 trans/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.810%)  route 0.120ns (39.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.595     1.514    trans/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  trans/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  trans/clk_counter_reg[0]/Q
                         net (fo=6, routed)           0.120     1.775    trans/clk_counter_reg_n_0_[0]
    SLICE_X4Y69          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  trans/clk_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    trans/clk_counter[4]
    SLICE_X4Y69          FDRE                                         r  trans/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.864     2.029    trans/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  trans/clk_counter_reg[4]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.092     1.619    trans/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 parse1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.553%)  route 0.146ns (28.447%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.670     1.590    parse1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  parse1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  parse1/count_reg[14]/Q
                         net (fo=8, routed)           0.145     1.876    parse1/count_reg[14]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.036 r  parse1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    parse1/count_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.101 r  parse1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.101    parse1/count_reg[16]_i_1_n_5
    SLICE_X7Y50          FDRE                                         r  parse1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/count_reg[18]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    parse1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 parse1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.878%)  route 0.146ns (27.122%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.670     1.590    parse1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  parse1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  parse1/count_reg[14]/Q
                         net (fo=8, routed)           0.145     1.876    parse1/count_reg[14]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.036 r  parse1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    parse1/count_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.126 r  parse1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.126    parse1/count_reg[16]_i_1_n_6
    SLICE_X7Y50          FDRE                                         r  parse1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/count_reg[17]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    parse1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 parse1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.878%)  route 0.146ns (27.122%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.670     1.590    parse1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  parse1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  parse1/count_reg[14]/Q
                         net (fo=8, routed)           0.145     1.876    parse1/count_reg[14]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.036 r  parse1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    parse1/count_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.126 r  parse1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.126    parse1/count_reg[16]_i_1_n_4
    SLICE_X7Y50          FDRE                                         r  parse1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/count_reg[19]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    parse1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 parse1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (73.029%)  route 0.146ns (26.971%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.670     1.590    parse1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  parse1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  parse1/count_reg[14]/Q
                         net (fo=8, routed)           0.145     1.876    parse1/count_reg[14]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.036 r  parse1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    parse1/count_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.075 r  parse1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    parse1/count_reg[16]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.129 r  parse1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.129    parse1/count_reg[20]_i_1_n_7
    SLICE_X7Y51          FDRE                                         r  parse1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    parse1/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  parse1/count_reg[20]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.894    parse1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 recv/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.572     1.491    recv/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.655 f  recv/clk_counter_reg[0]/Q
                         net (fo=3, routed)           0.149     1.805    recv/clk_counter_reg_n_0_[0]
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  recv/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    recv/clk_counter[0]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.842     2.007    recv/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[0]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X12Y62         FDRE (Hold_fdre_C_D)         0.121     1.612    recv/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 parse1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.405ns (73.568%)  route 0.146ns (26.432%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.670     1.590    parse1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  parse1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  parse1/count_reg[14]/Q
                         net (fo=8, routed)           0.145     1.876    parse1/count_reg[14]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.036 r  parse1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    parse1/count_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.075 r  parse1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    parse1/count_reg[16]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.140 r  parse1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.140    parse1/count_reg[20]_i_1_n_5
    SLICE_X7Y51          FDRE                                         r  parse1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    parse1/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  parse1/count_reg[22]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.894    parse1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 trans/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.967%)  route 0.186ns (47.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.596     1.515    trans/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  trans/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.186     1.865    trans/current_state[0]
    SLICE_X6Y67          LUT4 (Prop_lut4_I1_O)        0.045     1.910 r  trans/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    trans/next_state[1]
    SLICE_X6Y67          FDRE                                         r  trans/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.866     2.031    trans/clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  trans/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.120     1.650    trans/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y46     parse1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y49     parse1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y48     parse1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49     parse1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47     parse1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49     parse1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49     parse1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y50     parse1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y50     parse1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46     parse1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46     parse1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     parse1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     parse1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     parse1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     parse1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     parse1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     parse1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y47     parse1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y47     parse1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46     parse1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46     parse1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     parse1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y49     parse1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     parse1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     parse1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     parse1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     parse1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y47     parse1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y47     parse1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 parse1/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gray_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.221ns  (logic 7.208ns (47.358%)  route 8.013ns (52.642%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.721     5.324    parse1/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  parse1/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  parse1/data_out_r_reg[1]/Q
                         net (fo=8, routed)           1.753     7.496    parse1/data_out_r_reg[7]_0[1]
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.296     7.792 r  parse1/data_out3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.792    rgb2gray/gray_light_OBUF_inst_i_20_0[0]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.342 r  rgb2gray/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.342    rgb2gray/data_out3_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.564 r  rgb2gray/data_out3_carry__0/O[0]
                         net (fo=4, routed)           0.828     9.391    parse1/data_out3__26_carry__0[0]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.299     9.690 r  parse1/data_out3__26_carry_i_1/O
                         net (fo=1, routed)           0.535    10.226    rgb2gray/gray_light_OBUF_inst_i_18_0[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.611 r  rgb2gray/data_out3__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.611    rgb2gray/data_out3__26_carry_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.833 r  rgb2gray/data_out3__26_carry__0/O[0]
                         net (fo=1, routed)           0.861    11.694    rgb2gray/data_out3__26_carry__0_n_7
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.299    11.993 r  rgb2gray/gray_light_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000    11.993    rgb2gray/gray_light_OBUF_inst_i_14_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    12.243 r  rgb2gray/gray_light_OBUF_inst_i_11/O[2]
                         net (fo=1, routed)           0.957    13.200    rgb2gray/C[7]
    SLICE_X7Y62          LUT2 (Prop_lut2_I1_O)        0.301    13.501 r  rgb2gray/gray_light_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000    13.501    rgb2gray/gray_light_OBUF_inst_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.749 r  rgb2gray/gray_light_OBUF_inst_i_1/O[3]
                         net (fo=1, routed)           3.079    16.827    gray_light_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.717    20.545 r  gray_light_OBUF_inst/O
                         net (fo=0)                   0.000    20.545    gray_light
    K15                                                               r  gray_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.745ns  (logic 4.197ns (39.064%)  route 6.547ns (60.936%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.712     5.315    trans/clk_IBUF_BUFG
    SLICE_X6Y69          FDSE                                         r  trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDSE (Prop_fdse_C_Q)         0.518     5.833 r  trans/tx_reg/Q
                         net (fo=1, routed)           0.706     6.539    trans/tx_temp
    SLICE_X6Y69          LUT2 (Prop_lut2_I0_O)        0.124     6.663 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.841    12.504    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    16.059 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    16.059    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/dimension_received_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimension_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 3.976ns (55.568%)  route 3.179ns (44.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    parse1/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  parse1/dimension_received_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  parse1/dimension_received_reg/Q
                         net (fo=1, routed)           3.179     8.963    dimension_light_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.484 r  dimension_light_OBUF_inst/O
                         net (fo=0)                   0.000    12.484    dimension_light
    H17                                                               r  dimension_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/height_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            height_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 4.070ns (65.325%)  route 2.160ns (34.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.645     5.248    parse1/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  parse1/height_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  parse1/height_reg[8]/Q
                         net (fo=1, routed)           2.160     7.926    height_light_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.478 r  height_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.478    height_light[0]
    V15                                                               r  height_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/width_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            width_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.140ns  (logic 4.087ns (66.567%)  route 2.053ns (33.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.645     5.248    parse1/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  parse1/width_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  parse1/width_reg[9]/Q
                         net (fo=1, routed)           2.053     7.818    width_light_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.387 r  width_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.387    width_light[1]
    V11                                                               r  width_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/width_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            width_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 4.088ns (68.017%)  route 1.922ns (31.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.644     5.247    parse1/clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  parse1/width_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  parse1/width_reg[8]/Q
                         net (fo=1, routed)           1.922     7.687    width_light_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.257 r  width_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.257    width_light[0]
    V12                                                               r  width_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/height_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            height_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.995ns  (logic 4.072ns (67.923%)  route 1.923ns (32.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.646     5.249    parse1/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  parse1/height_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.518     5.767 r  parse1/height_reg[9]/Q
                         net (fo=1, routed)           1.923     7.690    height_light_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.244 r  height_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.244    height_light[1]
    V14                                                               r  height_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_active_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 4.049ns (68.423%)  route 1.869ns (31.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.715     5.318    trans/clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  trans/tx_active_reg/Q
                         net (fo=3, routed)           1.869     7.704    tx_active_light_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.236 r  tx_active_light_OBUF_inst/O
                         net (fo=0)                   0.000    11.236    tx_active_light
    T16                                                               r  tx_active_light (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_active_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.396ns (76.422%)  route 0.431ns (23.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.597     1.516    trans/clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  trans/tx_active_reg/Q
                         net (fo=3, routed)           0.431     2.111    tx_active_light_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.343 r  tx_active_light_OBUF_inst/O
                         net (fo=0)                   0.000     3.343    tx_active_light
    T16                                                               r  tx_active_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/height_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            height_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.419ns (74.796%)  route 0.478ns (25.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.575     1.494    parse1/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  parse1/height_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  parse1/height_reg[9]/Q
                         net (fo=1, routed)           0.478     2.136    height_light_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.391 r  height_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.391    height_light[1]
    V14                                                               r  height_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/width_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            width_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.435ns (74.993%)  route 0.478ns (25.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.574     1.493    parse1/clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  parse1/width_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  parse1/width_reg[8]/Q
                         net (fo=1, routed)           0.478     2.136    width_light_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.407 r  width_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.407    width_light[0]
    V12                                                               r  width_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/width_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            width_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.433ns (72.835%)  route 0.535ns (27.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.574     1.493    parse1/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  parse1/width_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  parse1/width_reg[9]/Q
                         net (fo=1, routed)           0.535     2.192    width_light_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.461 r  width_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.461    width_light[1]
    V11                                                               r  width_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/height_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            height_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.416ns (70.938%)  route 0.580ns (29.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.574     1.493    parse1/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  parse1/height_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  parse1/height_reg[8]/Q
                         net (fo=1, routed)           0.580     2.238    height_light_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.490 r  height_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.490    height_light[0]
    V15                                                               r  height_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/dimension_received_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimension_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.362ns (59.392%)  route 0.931ns (40.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    parse1/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  parse1/dimension_received_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  parse1/dimension_received_reg/Q
                         net (fo=1, routed)           0.931     2.596    dimension_light_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.817 r  dimension_light_OBUF_inst/O
                         net (fo=0)                   0.000     3.817    dimension_light
    H17                                                               r  dimension_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/data_out_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gray_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.767ns (55.906%)  route 1.394ns (44.094%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.601     1.520    parse1/clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  parse1/data_out_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  parse1/data_out_g_reg[0]/Q
                         net (fo=10, routed)          0.216     1.901    parse1/data_out_g_reg[7]_0[0]
    SLICE_X6Y62          LUT5 (Prop_lut5_I0_O)        0.045     1.946 r  parse1/i___26_carry_i_4/O
                         net (fo=1, routed)           0.000     1.946    rgb2gray/data_in_reg[0]_0[3]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.010 r  rgb2gray/data_out3_inferred__0/i___26_carry/O[3]
                         net (fo=2, routed)           0.219     2.229    rgb2gray/data_out3[6]
    SLICE_X7Y62          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.193     2.422 r  rgb2gray/gray_light_OBUF_inst_i_1/O[3]
                         net (fo=1, routed)           0.959     3.380    gray_light_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.301     4.681 r  gray_light_OBUF_inst/O
                         net (fo=0)                   0.000     4.681    gray_light
    K15                                                               r  gray_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.098ns  (logic 1.465ns (35.746%)  route 2.633ns (64.254%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.595     1.514    trans/clk_IBUF_BUFG
    SLICE_X6Y69          FDSE                                         r  trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDSE (Prop_fdse_C_Q)         0.164     1.678 r  trans/tx_reg/Q
                         net (fo=1, routed)           0.222     1.901    trans/tx_temp
    SLICE_X6Y69          LUT2 (Prop_lut2_I0_O)        0.045     1.946 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.411     4.357    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.613 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.613    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.901ns  (logic 1.738ns (21.994%)  route 6.163ns (78.006%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=16, routed)          5.462     6.951    recv/rx_IBUF
    SLICE_X14Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.075 r  recv/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.701     7.777    recv/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.901 r  recv/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.901    recv/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  recv/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.521     4.944    recv/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  recv/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.267ns  (logic 1.738ns (23.911%)  route 5.530ns (76.089%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=16, routed)          4.893     6.383    recv/rx_IBUF
    SLICE_X14Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.507 r  recv/FSM_onehot_current_state[0]_i_4/O
                         net (fo=1, routed)           0.637     7.143    recv/FSM_onehot_current_state[0]_i_4_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  recv/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.267    recv/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X12Y61         FDSE                                         r  recv/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.521     4.944    recv/clk_IBUF_BUFG
    SLICE_X12Y61         FDSE                                         r  recv/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            parse1/height_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.849ns (26.374%)  route 5.160ns (73.626%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=103, routed)         3.225     4.702    parse1/reset_IBUF
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     4.826 r  parse1/height[9]_i_10/O
                         net (fo=1, routed)           0.286     5.112    parse1/height[9]_i_10_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I5_O)        0.124     5.236 r  parse1/height[9]_i_5/O
                         net (fo=1, routed)           0.827     6.063    parse1/height[9]_i_5_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.187 r  parse1/height[9]_i_1/O
                         net (fo=2, routed)           0.822     7.009    parse1/height[9]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  parse1/height_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.524     4.947    parse1/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  parse1/height_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            parse1/width_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.909ns  (logic 1.725ns (24.963%)  route 5.184ns (75.037%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=103, routed)         3.342     4.819    parse1/reset_IBUF
    SLICE_X9Y49          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  parse1/width[15]_i_3/O
                         net (fo=1, routed)           0.964     5.907    parse1/width[15]_i_3_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124     6.031 r  parse1/width[15]_i_1/O
                         net (fo=2, routed)           0.878     6.909    parse1/width[15]_i_1_n_0
    SLICE_X8Y57          FDRE                                         r  parse1/width_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.523     4.946    parse1/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  parse1/width_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            parse1/width_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.766ns  (logic 1.725ns (25.491%)  route 5.041ns (74.509%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=103, routed)         3.342     4.819    parse1/reset_IBUF
    SLICE_X9Y49          LUT6 (Prop_lut6_I2_O)        0.124     4.943 r  parse1/width[15]_i_3/O
                         net (fo=1, routed)           0.964     5.907    parse1/width[15]_i_3_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124     6.031 r  parse1/width[15]_i_1/O
                         net (fo=2, routed)           0.735     6.766    parse1/width[15]_i_1_n_0
    SLICE_X8Y59          FDRE                                         r  parse1/width_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.522     4.945    parse1/clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  parse1/width_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            parse1/height_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.733ns  (logic 1.849ns (27.457%)  route 4.884ns (72.543%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=103, routed)         3.225     4.702    parse1/reset_IBUF
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     4.826 r  parse1/height[9]_i_10/O
                         net (fo=1, routed)           0.286     5.112    parse1/height[9]_i_10_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I5_O)        0.124     5.236 r  parse1/height[9]_i_5/O
                         net (fo=1, routed)           0.827     6.063    parse1/height[9]_i_5_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.187 r  parse1/height[9]_i_1/O
                         net (fo=2, routed)           0.546     6.733    parse1/height[9]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  parse1/height_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.523     4.946    parse1/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  parse1/height_reg[8]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.709ns  (logic 1.614ns (24.053%)  route 5.095ns (75.947%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=16, routed)          5.095     6.585    recv/rx_IBUF
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.709 r  recv/clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.709    recv/clk_counter[3]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.520     4.943    recv/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.694ns  (logic 1.614ns (24.106%)  route 5.081ns (75.894%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=16, routed)          5.081     6.570    recv/rx_IBUF
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.694 r  recv/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.694    recv/clk_counter[0]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.520     4.943    recv/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.624ns  (logic 1.490ns (22.488%)  route 5.135ns (77.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=16, routed)          5.135     6.624    recv/rx_IBUF
    SLICE_X15Y62         FDRE                                         r  recv/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.520     4.943    recv/clk_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  recv/data_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 1.614ns (24.666%)  route 4.929ns (75.334%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=16, routed)          4.929     6.418    recv/rx_IBUF
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.542 r  recv/clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     6.542    recv/clk_counter[5]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.520     4.943    recv/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  recv/clk_counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.244ns (26.621%)  route 0.674ns (73.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.674     0.918    trans/reset_IBUF
    SLICE_X5Y69          FDRE                                         r  trans/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.864     2.029    trans/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  trans/clk_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.244ns (26.621%)  route 0.674ns (73.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.674     0.918    trans/reset_IBUF
    SLICE_X5Y69          FDRE                                         r  trans/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.864     2.029    trans/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  trans/clk_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.244ns (26.496%)  route 0.678ns (73.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.678     0.923    trans/reset_IBUF
    SLICE_X4Y69          FDRE                                         r  trans/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.864     2.029    trans/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  trans/clk_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.244ns (26.496%)  route 0.678ns (73.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.678     0.923    trans/reset_IBUF
    SLICE_X4Y69          FDRE                                         r  trans/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.864     2.029    trans/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  trans/clk_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.244ns (26.496%)  route 0.678ns (73.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.678     0.923    trans/reset_IBUF
    SLICE_X4Y69          FDRE                                         r  trans/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.864     2.029    trans/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  trans/clk_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/FSM_sequential_current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.244ns (25.959%)  route 0.697ns (74.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.697     0.942    trans/reset_IBUF
    SLICE_X6Y68          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/bit_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.244ns (25.959%)  route 0.697ns (74.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.697     0.942    trans/reset_IBUF
    SLICE_X6Y68          FDRE                                         r  trans/bit_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  trans/bit_index_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/bit_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.244ns (25.959%)  route 0.697ns (74.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.697     0.942    trans/reset_IBUF
    SLICE_X6Y68          FDRE                                         r  trans/bit_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  trans/bit_index_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/bit_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.244ns (25.959%)  route 0.697ns (74.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.697     0.942    trans/reset_IBUF
    SLICE_X6Y68          FDRE                                         r  trans/bit_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  trans/bit_index_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.244ns (25.826%)  route 0.702ns (74.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=103, routed)         0.702     0.947    trans/reset_IBUF
    SLICE_X4Y68          FDRE                                         r  trans/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  trans/clk_counter_reg[5]/C





