<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: mapping Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classMasterAxiLiteIpIntegrator_1_1mapping.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle">
<div class="title">mapping Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a28e70f67968897e4dac71925f6884cd2"><td class="memItemLeft" align="right" valign="top"><a id="a28e70f67968897e4dac71925f6884cd2"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a28e70f67968897e4dac71925f6884cd2">M_AXI_ReadMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_MASTER_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae81e79845b821bd5e4a78c041a0b47b0"><td class="memItemLeft" align="right" valign="top"><a id="ae81e79845b821bd5e4a78c041a0b47b0"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ae81e79845b821bd5e4a78c041a0b47b0">M_AXI_ReadSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa4c57faec5341c668888284ca3b74076"><td class="memItemLeft" align="right" valign="top"><a id="aa4c57faec5341c668888284ca3b74076"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#aa4c57faec5341c668888284ca3b74076">M_AXI_WriteMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_MASTER_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a745e4961bc153f1fdfc3b6c8f2205400"><td class="memItemLeft" align="right" valign="top"><a id="a745e4961bc153f1fdfc3b6c8f2205400"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a745e4961bc153f1fdfc3b6c8f2205400">M_AXI_WriteSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:ae44ea058dc9e67836d3e04ba794086c6"><td class="memItemLeft" align="right" valign="top"><a id="ae44ea058dc9e67836d3e04ba794086c6"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ae44ea058dc9e67836d3e04ba794086c6">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa046e312d9e49b6cab234dfc6063c5ab"><td class="memItemLeft" align="right" valign="top"><a id="aa046e312d9e49b6cab234dfc6063c5ab"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#aa046e312d9e49b6cab234dfc6063c5ab">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1396ccadbfdbe6a9e017e67706cc0ada"><td class="memItemLeft" align="right" valign="top"><a id="a1396ccadbfdbe6a9e017e67706cc0ada"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a1396ccadbfdbe6a9e017e67706cc0ada">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9ca6fcec6fc7a917968354b61793e8f0"><td class="memItemLeft" align="right" valign="top"><a id="a9ca6fcec6fc7a917968354b61793e8f0"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a9ca6fcec6fc7a917968354b61793e8f0">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af094a3b1d609ecd15d98ab9073596532"><td class="memItemLeft" align="right" valign="top"><a id="af094a3b1d609ecd15d98ab9073596532"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#af094a3b1d609ecd15d98ab9073596532">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RRESP &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af2d46cb378035dbb778b274151a20d40"><td class="memItemLeft" align="right" valign="top"><a id="af2d46cb378035dbb778b274151a20d40"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#af2d46cb378035dbb778b274151a20d40">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5bfa40555efd3a217beaaa79f4155317"><td class="memItemLeft" align="right" valign="top"><a id="a5bfa40555efd3a217beaaa79f4155317"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a5bfa40555efd3a217beaaa79f4155317">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8841e7dd6917a2917be9989b5bf65d53"><td class="memItemLeft" align="right" valign="top"><a id="a8841e7dd6917a2917be9989b5bf65d53"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a8841e7dd6917a2917be9989b5bf65d53">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a075781e0c134fcc2e501d1c780f71003"><td class="memItemLeft" align="right" valign="top"><a id="a075781e0c134fcc2e501d1c780f71003"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a075781e0c134fcc2e501d1c780f71003">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARADDR &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7eaf7061f30e7eb8f81b6bb2e63c1fd1"><td class="memItemLeft" align="right" valign="top"><a id="a7eaf7061f30e7eb8f81b6bb2e63c1fd1"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a7eaf7061f30e7eb8f81b6bb2e63c1fd1">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARPROT &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae87728e0e2ec486c505ee394a2138dd2"><td class="memItemLeft" align="right" valign="top"><a id="ae87728e0e2ec486c505ee394a2138dd2"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ae87728e0e2ec486c505ee394a2138dd2">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abced3036d950f4107982bb99ec6aeb0d"><td class="memItemLeft" align="right" valign="top"><a id="abced3036d950f4107982bb99ec6aeb0d"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#abced3036d950f4107982bb99ec6aeb0d">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a598a25ef75778e0db8f9f6ac20bd9b21"><td class="memItemLeft" align="right" valign="top"><a id="a598a25ef75778e0db8f9f6ac20bd9b21"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a598a25ef75778e0db8f9f6ac20bd9b21">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BRESP &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3c1f5db3e45b9a556da050b0e792167b"><td class="memItemLeft" align="right" valign="top"><a id="a3c1f5db3e45b9a556da050b0e792167b"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a3c1f5db3e45b9a556da050b0e792167b">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a56c52a13e8460c1e29c807cfcf3ec8a4"><td class="memItemLeft" align="right" valign="top"><a id="a56c52a13e8460c1e29c807cfcf3ec8a4"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a56c52a13e8460c1e29c807cfcf3ec8a4">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5c36ebec412645648900d882bb88bc18"><td class="memItemLeft" align="right" valign="top"><a id="a5c36ebec412645648900d882bb88bc18"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a5c36ebec412645648900d882bb88bc18">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aeea307a582436b9b7b6df4a6bf43c46b"><td class="memItemLeft" align="right" valign="top"><a id="aeea307a582436b9b7b6df4a6bf43c46b"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#aeea307a582436b9b7b6df4a6bf43c46b">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WSTRB &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a16b074cc211b8240e5e5cb789c977310"><td class="memItemLeft" align="right" valign="top"><a id="a16b074cc211b8240e5e5cb789c977310"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a16b074cc211b8240e5e5cb789c977310">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad17f5ac6b5a110c9f662f08fe4a902b7"><td class="memItemLeft" align="right" valign="top"><a id="ad17f5ac6b5a110c9f662f08fe4a902b7"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ad17f5ac6b5a110c9f662f08fe4a902b7">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7167de4040df20c5eedcbe3780dde8a9"><td class="memItemLeft" align="right" valign="top"><a id="a7167de4040df20c5eedcbe3780dde8a9"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a7167de4040df20c5eedcbe3780dde8a9">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWPROT &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1fb4247a0a0011559e3a2dfe0a378fe1"><td class="memItemLeft" align="right" valign="top"><a id="a1fb4247a0a0011559e3a2dfe0a378fe1"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a1fb4247a0a0011559e3a2dfe0a378fe1">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWADDR &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad01d5a0ec0841a5bcb0f8daaeeec4f07"><td class="memItemLeft" align="right" valign="top"><a id="ad01d5a0ec0841a5bcb0f8daaeeec4f07"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ad01d5a0ec0841a5bcb0f8daaeeec4f07">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; PROTOCOL AXI4LITE ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; DATA_WIDTH 32 ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; HAS_PROT &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">HAS_PROT</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; HAS_WSTRB &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">HAS_WSTRB</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; MAX_BURST_LENGTH 1 ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ADDR_WIDTH &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; FREQ_HZ &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FREQ_HZ</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a47e85889f099442ad827a6cda5433253"><td class="memItemLeft" align="right" valign="top"><a id="a47e85889f099442ad827a6cda5433253"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a47e85889f099442ad827a6cda5433253">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : reset : 1.0 RST. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN RST &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a46a2f3cb1d90e640002204a960c97d10"><td class="memItemLeft" align="right" valign="top"><a id="a46a2f3cb1d90e640002204a960c97d10"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a46a2f3cb1d90e640002204a960c97d10">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME RST. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; POLARITY ACTIVE_LOW &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac1c5a85a44e32a2888a17aac737b0867"><td class="memItemLeft" align="right" valign="top"><a id="ac1c5a85a44e32a2888a17aac737b0867"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ac1c5a85a44e32a2888a17aac737b0867">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 CLK. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ACLK CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a401cd1bdf5d4799c0434f011b00189d8"><td class="memItemLeft" align="right" valign="top"><a id="a401cd1bdf5d4799c0434f011b00189d8"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a401cd1bdf5d4799c0434f011b00189d8">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME CLK. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ACLK ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ASSOCIATED_BUSIF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ASSOCIATED_RESET &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; FREQ_HZ &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FREQ_HZ</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a6a6f7fa76563fff872b11b808a48227c"><td class="memItemLeft" align="right" valign="top"><a id="a6a6f7fa76563fff872b11b808a48227c"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a6a6f7fa76563fff872b11b808a48227c">u_rstsync</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstSync</b>  <em><a class="el" href="classRstSync.html">&lt;Entity RstSync&gt;</a></em></td></tr>
<tr class="memitem:a6a6f7fa76563fff872b11b808a48227c"><td class="memItemLeft" align="right" valign="top"><a id="a6a6f7fa76563fff872b11b808a48227c"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a6a6f7fa76563fff872b11b808a48227c">u_rstsync</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstSync</b>  <em><a class="el" href="classRstSync.html">&lt;Entity RstSync&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>axi/axi-lite/ip_integrator/MasterAxiLiteIpIntegrator.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classMasterAxiLiteIpIntegrator.html">MasterAxiLiteIpIntegrator</a></li><li class="navelem"><a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html">mapping</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
