Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  5 13:10:43 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.352        0.000                      0                 2303        0.106        0.000                      0                 2303        3.750        0.000                       0                  1061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.352        0.000                      0                 2303        0.106        0.000                      0                 2303        3.750        0.000                       0                  1061  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 1.782ns (19.096%)  route 7.550ns (80.904%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.172    12.190    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.314 r  U_Core/U_ControlUnit/q[23]_i_1__0/O
                         net (fo=2, routed)           1.255    13.568    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.692 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.721    14.413    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.765    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 1.782ns (19.389%)  route 7.409ns (80.611%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.172    12.190    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.314 r  U_Core/U_ControlUnit/q[23]_i_1__0/O
                         net (fo=2, routed)           1.255    13.568    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.692 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.580    14.272    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X56Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.765    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 1.782ns (19.217%)  route 7.491ns (80.783%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.262    12.279    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.403 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           1.060    13.463    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X56Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.587 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.767    14.354    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 1.782ns (19.238%)  route 7.481ns (80.762%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.297    12.315    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.439 r  U_Core/U_ControlUnit/q[26]_i_1__0/O
                         net (fo=2, routed)           1.055    13.494    U_Core/U_ControlUnit/q_reg[31][24]
    SLICE_X54Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.618 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.726    14.344    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X60Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.514    14.855    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X60Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X60Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.895    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.344    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 1.782ns (19.467%)  route 7.372ns (80.533%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.234    12.252    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.376 r  U_Core/U_ControlUnit/q[21]_i_1__0/O
                         net (fo=2, routed)           1.018    13.393    U_Core/U_ControlUnit/q_reg[31][19]
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.718    14.235    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 1.782ns (19.539%)  route 7.338ns (80.461%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.092    12.110    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  U_Core/U_ControlUnit/q[13]_i_1__0/O
                         net (fo=2, routed)           1.264    13.498    U_Core/U_ControlUnit/q_reg[31][11]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.622 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.580    14.202    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIA1
    SLICE_X56Y34         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.447    14.788    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y34         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.755    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.782ns (19.210%)  route 7.494ns (80.790%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.262    12.279    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.403 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           1.060    13.463    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X56Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.587 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.770    14.358    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X60Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.514    14.855    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X60Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X60Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.919    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 1.782ns (19.605%)  route 7.307ns (80.395%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.191    12.208    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.332 r  U_Core/U_ControlUnit/q[9]_i_1__0/O
                         net (fo=2, routed)           1.138    13.471    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.576    14.171    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB1
    SLICE_X56Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.446    14.787    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.784    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 1.782ns (19.575%)  route 7.322ns (80.425%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.302    12.320    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.444 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           1.013    13.457    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X54Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.604    14.185    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X60Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.514    14.855    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X60Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X60Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.822    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 1.782ns (19.678%)  route 7.274ns (80.322%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=73, routed)          1.214     6.752    U_ROM/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.876 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.640     7.516    U_ROM/q[14]_i_3_n_0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.640 r  U_ROM/q[14]_i_2/O
                         net (fo=4, routed)           0.607     8.247    U_Core/U_ControlUnit/q[31]_i_3__0[2]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.150     8.397 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          1.241     9.638    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.352     9.990 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.700    10.690    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.328    11.018 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          0.964    11.982    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  U_Core/U_ControlUnit/q[15]_i_1__0/O
                         net (fo=2, routed)           1.198    13.304    U_Core/U_ControlUnit/q_reg[31][13]
    SLICE_X60Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.428 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.709    14.137    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB1
    SLICE_X56Y34         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.447    14.788    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y34         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.785    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.593     1.476    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y41         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[29]/Q
                         net (fo=1, routed)           0.054     1.671    U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[29]
    SLICE_X60Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.716 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[29]_i_1__2/O
                         net (fo=1, routed)           0.000     1.716    U_GPIOD/U_APB_Intf_GPIO/p_0_in[29]
    SLICE_X60Y41         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.863     1.990    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[29]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.121     1.610    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.556     1.439    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_GPOA/U_APB_Intf_GPIO/slv_reg2_reg[16]/Q
                         net (fo=1, routed)           0.056     1.636    U_GPOA/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[16]
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.681 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     1.681    U_GPOA/U_APB_Intf_GPIO/p_0_in[16]
    SLICE_X56Y23         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.822     1.949    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y23         FDRE (Hold_fdre_C_D)         0.120     1.572    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.641%)  route 0.277ns (68.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.587     1.470    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y31         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  U_APB_Master/temp_wdata_reg_reg[28]/Q
                         net (fo=12, routed)          0.277     1.875    U_RAM/mem_reg_0[28]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.243     1.765    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.589%)  route 0.290ns (69.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.587     1.470    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y31         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  U_APB_Master/temp_wdata_reg_reg[7]/Q
                         net (fo=12, routed)          0.290     1.889    U_RAM/mem_reg_0[7]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.765    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.557     1.440    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[30]/Q
                         net (fo=1, routed)           0.080     1.661    U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[30]
    SLICE_X54Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.706 r  U_GPIB/U_APB_Intf_GPIO/PRDATA[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.706    U_GPIB/U_APB_Intf_GPIO/p_0_in[30]
    SLICE_X54Y29         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.826     1.953    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[30]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.121     1.574    U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.592     1.475    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y38         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_GPOA/U_APB_Intf_GPIO/slv_reg2_reg[25]/Q
                         net (fo=1, routed)           0.080     1.696    U_GPOA/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[25]
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.741 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     1.741    U_GPOA/U_APB_Intf_GPIO/p_0_in[25]
    SLICE_X60Y38         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.862     1.989    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[25]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.121     1.609    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.586     1.469    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.080     1.690    U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[9]
    SLICE_X60Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.735 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.735    U_GPIOC/U_APB_Intf_GPIO/p_0_in[9]
    SLICE_X60Y30         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.854     1.981    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[9]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.121     1.603    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.558     1.441    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/Q
                         net (fo=2, routed)           0.068     1.650    U_Core/U_DataPath/U_ExeReg_RFRD2/D[1]
    SLICE_X53Y30         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.827     1.954    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X53Y30         FDCE (Hold_fdce_C_D)         0.075     1.516    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.584     1.467    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X58Y28         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[12]/Q
                         net (fo=1, routed)           0.054     1.662    U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[12]
    SLICE_X59Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.707 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.707    U_GPIOD/U_APB_Intf_GPIO/p_0_in[12]
    SLICE_X59Y28         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.852     1.979    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[12]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091     1.571    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_DHT11/U_DHT11_IP/u_tick/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_DHT11_IP/u_tick/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.596     1.479    U_DHT11/U_DHT11_IP/u_tick/clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  U_DHT11/U_DHT11_IP/u_tick/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_DHT11/U_DHT11_IP/u_tick/count_reg_reg[6]/Q
                         net (fo=4, routed)           0.085     1.706    U_DHT11/U_DHT11_IP/u_tick/count_reg[6]
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  U_DHT11/U_DHT11_IP/u_tick/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.751    U_DHT11/U_DHT11_IP/u_tick/tick_next
    SLICE_X64Y49         FDCE                                         r  U_DHT11/U_DHT11_IP/u_tick/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.867     1.994    U_DHT11/U_DHT11_IP/u_tick/clk_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  U_DHT11/U_DHT11_IP/u_tick/tick_reg_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X64Y49         FDCE (Hold_fdce_C_D)         0.121     1.613    U_DHT11/U_DHT11_IP/u_tick/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X58Y38   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y38   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y38   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y31   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y33   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y35   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y35   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y36   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK



