# ERROR ApplyCurrentColumnConfiguration config_name Default not found
# Default Column Data
# 	name AllColumns - name Type State Order ParentPath ClassInfo
# Column Data
# 	name AllColumns - name Type State Order ParentPath ClassInfo
# do t_flipflop_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/cflux/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {/home/cflux/Documents/Code/VHDL/T_FlipFlop/t_flipflop/tff.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:04 on Jul 04,2024
# vcom -reportprogress 300 -2008 -work work /home/cflux/Documents/Code/VHDL/T_FlipFlop/t_flipflop/tff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity t_ff
# -- Compiling architecture toggle of t_ff
# End time: 22:41:05 on Jul 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.t_ff
# vsim work.t_ff 
# Start time: 22:41:11 on Jul 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.t_ff(toggle)
vsim work.t_ff
# End time: 22:41:35 on Jul 04,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim work.t_ff 
# Start time: 22:41:35 on Jul 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.t_ff(toggle)
run
add wave -position insertpoint  \
sim:/t_ff/i_Clk \
sim:/t_ff/i_Clr \
sim:/t_ff/i_Set \
sim:/t_ff/o_Q \
sim:/t_ff/s_Q
restart
run
# End time: 22:42:06 on Jul 04,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
