# Topmodule Files

Contains Vivado Project with Verilog Codes (*Incomplete*) and Constraints<br>
Verilog Codes:
- ```topmodule.v```: Master controller for combining ```image.v``` and other operational modules relevant for the task. 
- ```image.v```: UART based image data terminal-to-FPGA receiver module and simultaneous storage to BRAM.
