<div align="center">

# Hi! рџ‘‹рџЏ» I'm Rawan Abdelkader
**Electronics & Communication Engineer | E-JUST S'27**
`Design Verification вЂў HW Accelerators вЂў ML Hardware`

<br />

<img src="https://readme-typing-svg.demolab.com?font=Courier+New&weight=600&size=24&pause=1000&color=58A6FF&center=true&vCenter=true&width=600&lines=Design+Verification+Engineer;HW+Accelerators+(ML);SystemVerilog+%2F+UVM;Analog+Devices+Sponsored+GP" />

<br />

### рџ“џ Digital Trace Simulation
<p align="center">
  <img src="https://i.giphy.com/media/v1.Y2lkPTc5MGI3NjExNHJueXN6Znd4Znd4Znd4Znd4Znd4Znd4Znd4Znd4Znd4Znd4JmVwPXYxX2ludGVybmFsX2dpZl9ieV9pZCZjdD1n/3o7TKVUn7iM8FMEU24/giphy.gif" width="400">
</p>

<pre align="left" style="font-family:'Courier New', monospace; background: #0d1117; color: #58a6ff; padding: 15px; border-radius: 8px; border: 1px solid #30363d;">
<b>TIME (ns)   SIGNAL NAME         VAL  TRACE</b>
<hr>
0           SYS_CLK             1    _|вЂѕ|_|вЂѕ|_|вЂѕ|_|вЂѕ|_|вЂѕ|_
100         RESET_N             1    вЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕ
250         RAWAN_ACTIVE        1    ______/вЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕ
500         DATA_OUT [63:0]     VAL  ==&lt; RAWAN_ABDELKADER &gt;
</pre>

---

### рџ›  Tech Stack & Tools
<p align="left">
<img src="https://img.shields.io/badge/Verilog-%23F16622.svg?style=for-the-badge&logo=cpu&logoColor=white" />
<img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" />
<img src="https://img.shields.io/badge/C%2B%2B-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white" />
<img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black" />
</p>

</div>
