// Seed: 2721895896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_18 <= 1;
  wire id_23;
  wire id_24;
  id_25(
      .id_0(id_3), .id_1(id_10), .id_2(1)
  ); id_26 :
  assert property (@(1) 1)
  else;
  wire id_27;
  assign id_25 = id_14;
  assign id_9  = id_12;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_26,
      id_12,
      id_27,
      id_2,
      id_12,
      id_15,
      id_16,
      id_7,
      id_21,
      id_10,
      id_12,
      id_17,
      id_26,
      id_20,
      id_26,
      id_1,
      id_21,
      id_19,
      id_1
  );
  wire id_28;
  assign id_18 = 1'b0;
  wire id_29;
  integer id_30 (.id_0(1));
endmodule
