{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551873616748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551873616805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 12:00:16 2019 " "Processing started: Wed Mar 06 12:00:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551873616805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1551873616805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ServoController -c ServoController --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ServoController -c ServoController --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1551873616805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1551873620720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1551873620720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmgen.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_gen " "Found entity 1: PWM_gen" {  } { { "PWMGen.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/PWMGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551873636669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1551873636669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servocontrollertb.v 1 1 " "Found 1 design units, including 1 entities, in source file servocontrollertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ServoController_tb " "Found entity 1: ServoController_tb" {  } { { "ServoControllerTB.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/ServoControllerTB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551873636688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1551873636688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551873636701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1551873636701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file servocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ServoController " "Found entity 1: ServoController" {  } { { "ServoController.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/ServoController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551873636717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1551873636717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ServoController " "Elaborating entity \"ServoController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1551873637013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:clockdivider " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:clockdivider\"" {  } { { "ServoController.v" "clockdivider" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/ServoController.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1551873637156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clockDivider.v(20) " "Verilog HDL assignment warning at clockDivider.v(20): truncated value with size 32 to match size of target (10)" {  } { { "clockDivider.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/clockDivider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551873637219 "|ServoController|clockDivider:clockdivider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clockDivider.v(24) " "Verilog HDL assignment warning at clockDivider.v(24): truncated value with size 32 to match size of target (1)" {  } { { "clockDivider.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/clockDivider.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551873637219 "|ServoController|clockDivider:clockdivider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_gen PWM_gen:pwmgen " "Elaborating entity \"PWM_gen\" for hierarchy \"PWM_gen:pwmgen\"" {  } { { "ServoController.v" "pwmgen" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/ServoController.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1551873637223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset PWMGen.v(9) " "Verilog HDL or VHDL warning at PWMGen.v(9): object \"reset\" assigned a value but never read" {  } { { "PWMGen.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/PWMGen.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551873637246 "|ServoController|PWM_gen:pwmgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PWMGen.v(26) " "Verilog HDL assignment warning at PWMGen.v(26): truncated value with size 32 to match size of target (12)" {  } { { "PWMGen.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/PWMGen.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551873637246 "|ServoController|PWM_gen:pwmgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWMGen.v(30) " "Verilog HDL assignment warning at PWMGen.v(30): truncated value with size 32 to match size of target (1)" {  } { { "PWMGen.v" "" { Text "M:/MASTERS/FPGA/Gitted/GittedAttempt2/ServoController/PWMGen.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551873637246 "|ServoController|PWM_gen:pwmgen"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1551873639475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551873640429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 12:00:40 2019 " "Processing ended: Wed Mar 06 12:00:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551873640429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551873640429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551873640429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1551873640429 ""}
