$date
	Sat Oct 22 19:53:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1088381
b11000 !
1"
#1088382
b11000 &
b11000 %
1$
#1088383
0"
#1088386
b1100 &
b1100 %
#1088390
b110 &
b110 %
#1088394
b11 &
b11 %
#1088398
b1010 &
b1010 %
#1088402
b101 &
b101 %
#1088406
b10000 &
b10000 %
#1088410
b1000 &
b1000 %
#1088414
b100 &
b100 %
#1088418
b10 &
b10 %
#1088422
b1 &
1#
b1 %
#1088426
b0 &
b0 %
0#
0$
#2015069
b11100 !
1"
#2015070
b11100 &
b11100 %
1$
#2015071
0"
#2015074
b1110 &
b1110 %
#2015078
b111 &
b111 %
#2015082
b10110 &
b10110 %
#2015086
b1011 &
b1011 %
#2015090
b100010 &
b100010 %
#2015094
b10001 &
b10001 %
#2015098
b110100 &
b110100 %
#2015102
b11010 &
b11010 %
#2015106
b1101 &
b1101 %
#2015110
b101000 &
b101000 %
#2015114
b10100 &
b10100 %
#2015118
b1010 &
b1010 %
#2015122
b101 &
b101 %
#2015126
b10000 &
b10000 %
#2015130
b1000 &
b1000 %
#2015134
b100 &
b100 %
#2015138
b10 &
b10 %
#2015142
b1 &
1#
b1 %
#2015146
b0 &
b0 %
0#
0$
#3054327
b100 !
1"
#3054330
b100 &
b100 %
1$
#3054331
0"
#3054334
b10 &
b10 %
#3054338
b1 &
b1 %
1#
#3054342
b0 &
0#
b0 %
0$
#4500012
