<root><simulation><result_generated_time />2023-05-17 19:57:28<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 38, 'OX': 38, 'IY': 77, 'IX': 77, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 128}<im2col_enable />False<total_MAC_operation />1663488<total_data_size_element />{'W': 1152, 'I': 758912, 'O': 184832}<total_data_reuse />{'W': 1444, 'I': 2.1919379321976726, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'OY_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [361, 1, 1], 'O': [361, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], [('OY', 19)]], [[('C', 1)], []], [], []]<I />[[], [[('C', 1), ('OY', 19)], [('OY', 19)]], [], []]<O />[[[('C', 1)], []], [[('OY', 19)], [('OY', 19)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('FX', 3), ('OX', 19)], [('FY', 3), ('OX', 2)], []]<I />[[('FX', 3), ('OX', 19)], [('FY', 3), ('OX', 2)], []]<O />[[('FX', 3), ('OX', 19), ('FY', 3)], [('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [361.0, 19, 2, 1], 'I': [1.0, 1.46, 1.52, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [312, 445368, 445368], 'O': [152, 109744, 109744], 'O_partial': [152, 0, 0], 'O_final': [0, 109744, 109744]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.61, 0.01, 0.0], 'O': [0.3, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.02, 0.0], 'I': [0.61, 0.02, 0.0], 'O': [0.3, 0.02, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [312, 445368, 445368], 'O': [152, 54872, 109744], 'O_partial': [152, 0, 0], 'O_final': [0, 54872, 109744]}<total_unit_count />{'W': [361, 1, 1, 1], 'I': [361, 361, 1, 1], 'O': [361, 361, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [361, 361, 1, 1], 'O': [361, 361, 1, 1]}<duplicate_unit_count />{'W': [361.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[43776, 2304], [2304, 1152], [1152, 0]]<I />[[1682944, 1151488], [1151488, 758912], [758912, 0]]<O />[[(1478656, 1663488), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]<O_partial />[[(1478656, 1663488), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[5472, 288], [36, 18], [4, 0]]<I />[[210368, 143936], [17992, 11858], [2964, 0]]<O />[[(184832, 207936), (23104, 0)], [(0, 2888), (2888, 0)], [(0, 722), (0, 0)]]<O_partial />[([184832, 207936], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [23104, 0]), ([0, 2888], [2888, 0]), ([0, 722], [0, 0])]</mem_access_count_word><mac_count><active />1663488<idle />3055104</mac_count></basic_info><energy><total_energy />3797900.3<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[128.0, 2995.2, 3942.4]<O />[140.8, 576.0, 960.0]</mem_energy_breakdown><MAC_energy><active_MAC />3636384.8<idle_MAC />152755.2<total />3789140.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0594<utilization_without_data_loading />0.1042<utilization_spatial />0.3525<utilization_temporal_with_data_loading />0.1686<mac_utilize_temporal_without_data_loading />0.2956</mac_array_utilization><latency><latency_cycle_with_data_loading />259712<latency_cycle_without_data_loading />148096<ideal_computing_cycle />43776<data_loading><load_cycle_total />111616<load_cycle_individual />{'W': [128, 128, 0], 'I': [28160, 111360, 0]}<load_cycle_combined />{'W': 256, 'I': 111360}</data_loading><mem_stalling><mem_stall_cycle_total />104320<mem_stall_cycle_individual />{'W': [[-43648], [-36480, -36480], [-43776, -43776]], 'I': [[-43648], [-33280, 104320], [-43776, -43776]], 'O': [[-43776], [-43264, -16384], [-16384, -36864]]}<mem_stall_cycle_shared />{'W': [[-43648], [-36480, 104320], [0, 0]], 'I': [[-43648], [-33280, 104320], [0, 0]], 'O': [[-43776], [-43264, -16384], [-16384, -36864]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [312, 445368, 445368], 'O': [152, 109744, 109744], 'O_partial': [152, 0, 0], 'O_final': [0, 109744, 109744]}<data_size_each_level_total />{'W': [24, 72, 72], 'I': [112632, 445368, 445368], 'O': [54872, 109744, 109744]}<loop_cycles_each_level />{'W': [57, 342, 342], 'I': [57, 342, 342], 'O': [171, 342, 342]}<top_ir_loop_size />{'W': [19, 2, 1], 'I': [1, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.4], [0.4, 0.2], [0.2, 0.2]], 'I': [[8.0, 5.5], [1976.0, 1302.2], [1302.2, 1302.2]], 'O': [[8.0, 0.9], [320.9, 320.9], [320.9, 320.9]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 0.4], [0.4, 0.2]], 'I': [[8.0, 5.5], [1976.0, 1302.2], [1302.2, 1302.2]], 'O': [[8.0, 2.7], [962.7, 320.9], [320.9, 320.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.4], [0.4, 0.2], [0.2, 0]], 'I': [[8.0, 5.5], [1976.0, 1302.2], [1302.2, 0]], 'O': [[8.0, 0.9], [320.9, 320.9], [320.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.4], [2297.3, 1623.3], [1302.5, 320.9]], 'I': [[8.0, 5.5], [2297.3, 1623.3], [1302.5, 320.9]], 'O': [[8.0, 0.9], [2297.3, 1623.3], [1302.5, 320.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 342], [57, 57, 6], [342, 342, 1]], 'I': [[1, 1, 342], [57, 57, 6], [342, 342, 1]], 'O': [[1, 1, 342], [171, 171, 2], [342, 342, 1]]}<trans_time_real />{'W': [[0, 1, 342], [[0, 57, 6], [0, 57, 6]], [[0, 342, 1], [0, 342, 1]]], 'I': [[0, 1, 342], [[5, 57, 6], [220, 57, 6]], [[870, 342, 1], [217, 342, 1]]], 'O': [[0, 1, 342], [[2, 171, 2], [107, 171, 2]], [[214, 342, 1], [54, 342, 1]]]}<single_stall_cycle />{'W': [[-1], [-57, -57], [-342, -342]], 'I': [[-1], [-52, 163], [528, -125]], 'O': [[-1], [-169, -64], [-128, -288]]}<single_stall_count />{'W': [341, 5, 0], 'I': [341, 5, 0], 'O': [342, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [214, 0]}, 1: {'W': [0, 0], 'I': [285, 0], 'O': [214, 214]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-342, -342], [-128, -342]], 1: [[-57, -342], [-128, -128]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.8<mem_area_percentage />99.2 %</area></results><elapsed_time_second />0</simulation></root>