Source Block: hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@124:146@HdlStmProcess
    .iqcor_coeff_2 (dac_iqcor_coeff_2));


  // dac data select

  always @(posedge clk) begin
    dac_enable <= (dac_data_sel == 4'h2) ? 1'b1 : 1'b0;
    case (dac_data_sel)
      4'h7: dac_data <= pn15_data;
      4'h6: dac_data <= pn7_data;
      4'h5: dac_data <= ~pn15_data;
      4'h4: dac_data <= ~pn7_data;
      4'h3: dac_data <= 'h00;
      4'h2: dac_data <= dac_iqcor_data_s;
      4'h1: dac_data <= dac_pat_data_s;
      default: dac_data <= dac_dds_data_s;
    endcase
  end

  // dds

    ad_dds #(
    .DISABLE (DATAPATH_DISABLE),

Diff Content:
- 130     dac_enable <= (dac_data_sel == 4'h2) ? 1'b1 : 1'b0;
- 131     case (dac_data_sel)
- 132       4'h7: dac_data <= pn15_data;
- 133       4'h6: dac_data <= pn7_data;
- 134       4'h5: dac_data <= ~pn15_data;
- 135       4'h4: dac_data <= ~pn7_data;
- 136       4'h3: dac_data <= 'h00;
- 137       4'h2: dac_data <= dac_iqcor_data_s;
- 138       4'h1: dac_data <= dac_pat_data_s;
+ 138     dac_enable <= dac_mask_enable ? 1'b0 : (dac_data_sel == 4'h2);
+ 138     casex ({dac_mask_enable,dac_data_sel})
+ 138       5'h07: dac_data <= pn15_data;
+ 138       5'h06: dac_data <= pn7_data;
+ 138       5'h05: dac_data <= ~pn15_data;
+ 138       5'h04: dac_data <= ~pn7_data;
+ 138       5'h03: dac_data <= 'h00;
+ 138       5'h02: dac_data <= dac_iqcor_data_s;
+ 138       5'h01: dac_data <= dac_pat_data_s;
+ 138       5'h1x: dac_data <= dac_iqcor_data_s;

Clone Blocks:
