MIG: 14:22:30 : xml_input_file: board.prj
MIG: 14:22:31 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:22:31 : xml_input_file: board.prj
MIG: 14:22:31 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:22:31 : In updateAllModelParams
MIG: 14:22:31 : ################# RUNNING MIG BATCH ###################
MIG: 14:22:31 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 14:22:31 : synp_flow:  -- synthesis_mode: Other
MIG: 14:22:31 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 14:22:31 : vivado_mode: xpg_bd
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 1
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 : isPortInterface: 0
MIG: 14:22:31 :  locked false  
MIG: 14:22:31 : HDL Language: Verilog
MIG: 14:22:31 : compInfo: true
MIG: 14:22:31 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:22:31 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:22:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:22:31 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:22:31 : I am in catch area
MIG: 14:22:31 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 14:22:39 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:22:39 : Component_Name: SBD_mig_7series_0_0
MIG: 14:22:39 : Moving SBD_mig_7series_0_0 ...
MIG: 14:22:39 : Moving SBD_mig_7series_0_0.veo ...
MIG: 14:22:39 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 14:22:39 : XGUI hdlLanguage: Verilog
MIG: 14:22:39 : xgui vivado_mode: xpg_bd
MIG: 14:22:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:22:39 : Reading D:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 14:22:41 : 1
MIG: 14:22:41 : Inside fn mem: DDR3
MIG: 14:22:41 : QDRII+ Inside fn ui: 83250000
MIG: 14:22:41 : cntrl:  memtype: DDR3
MIG: 14:22:41 : 666
MIG: 14:22:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 14:22:41 : 
MIG: 14:22:41 : 1
MIG: 14:22:41 : 83250000
MIG: 14:22:41 : 
MIG: 14:22:41 :  polarity_value: 1
MIG: 14:22:41 : 
MIG: 14:22:41 : 
MIG: 14:22:41 : cntrl:  memtype: DDR3
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:22:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:22:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:22:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:22:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:22:41 : 2
MIG: 14:22:41 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:22:41 : 16
MIG: 14:22:41 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:22:41 : 2
MIG: 14:22:41 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:22:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: ECC ==> OFF
MIG: 14:22:41 : 16
MIG: 14:22:41 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:22:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:22:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:22:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:22:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:22:41 : 28
MIG: 14:22:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:22:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:22:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:22:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 14:22:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 14:22:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:22:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:22:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:22:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:22:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:22:41 :  Invalid Param: DDR3_CL ==> 5
MIG: 14:22:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:22:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 14:22:41 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:22:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:22:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 14:22:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 14:22:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:22:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:22:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:22:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:22:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 14:22:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 14:22:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 14:22:41 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 14:22:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:22:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:22:41 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 14:22:41 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 14:22:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 14:22:41 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 14:22:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:22:41 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 14:22:41 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 14:22:41 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:22:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:22:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:22:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:22:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:22:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:22:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:22:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:22:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:22:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:22:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:22:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 14:22:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:22:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 14:22:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 14:22:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 14:22:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:22:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:22:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 14:22:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 14:22:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:22:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 14:22:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 14:22:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 14:22:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 14:22:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 14:22:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 14:22:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:22:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:22:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:22:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:22:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:22:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:22:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:22:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:22:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:22:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:22:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:22:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:22:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:22:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:22:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:22:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:22:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:22:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:22:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:22:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:22:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:22:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:22:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:22:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:22:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:22:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:22:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:22:41 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 14:22:41 : 4
MIG: 14:22:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:22:41 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 14:22:41 : 268435456
MIG: 14:22:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 14:22:41 : 28
MIG: 14:22:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 14:22:41 : 128
MIG: 14:22:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:22:41 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:22:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:22:41 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:22:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:22:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:22:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:22:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:22:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:22:41 : 
MIG: 14:22:41 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:22:41 : 
MIG: 14:22:41 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:22:41 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:22:41 : NOBUF
MIG: 14:22:41 : NOBUF
MIG: 14:22:41 : 
MIG: 14:22:41 : Same Interface
MIG: 14:49:38 : xml_input_file: board.prj
MIG: 14:49:38 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:49:38 : In updateAllModelParams
MIG: 14:49:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 14:49:38 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 14:49:38 : ################# RUNNING MIG BATCH ###################
MIG: 14:49:38 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 14:49:38 : synp_flow:  -- synthesis_mode: Other
MIG: 14:49:38 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 14:49:38 : vivado_mode: xpg_bd
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 1
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 : isPortInterface: 0
MIG: 14:49:38 :  locked false  
MIG: 14:49:38 : HDL Language: Verilog
MIG: 14:49:38 : compInfo: true
MIG: 14:49:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:49:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:49:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:49:38 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:49:38 : I am in catch area
MIG: 14:49:38 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 14:49:47 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:49:47 : Component_Name: SBD_mig_7series_0_0
MIG: 14:49:47 : Moving SBD_mig_7series_0_0 ...
MIG: 14:49:47 : Moving SBD_mig_7series_0_0.veo ...
MIG: 14:49:47 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 14:49:47 : XGUI hdlLanguage: Verilog
MIG: 14:49:47 : xgui vivado_mode: xpg_bd
MIG: 14:49:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:49:47 : Reading D:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 14:49:48 : 
MIG: 14:49:48 : Inside fn mem: DDR3
MIG: 14:49:48 : QDRII+ Inside fn ui: 83250000
MIG: 14:49:48 : cntrl:  memtype: DDR3
MIG: 14:49:48 : 
MIG: 14:49:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 14:49:48 : 
MIG: 14:49:48 : 
MIG: 14:49:48 : 
MIG: 14:49:48 : 
MIG: 14:49:48 :  polarity_value: 1
MIG: 14:49:48 : 
MIG: 14:49:48 : 
MIG: 14:49:48 : cntrl:  memtype: DDR3
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:49:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:49:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:49:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:49:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:49:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: ECC ==> OFF
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:49:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:49:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:49:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:49:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:49:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:49:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:49:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 14:49:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 14:49:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:49:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:49:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:49:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:49:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:49:48 :  Invalid Param: DDR3_CL ==> 5
MIG: 14:49:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:49:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 14:49:48 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:49:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:49:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 14:49:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 14:49:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:49:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:49:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:49:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:49:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 14:49:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 14:49:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 14:49:48 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 14:49:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:49:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:49:48 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 14:49:48 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 14:49:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 14:49:48 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 14:49:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:49:48 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 14:49:48 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 14:49:48 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:49:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:49:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:49:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:49:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:49:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:49:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:49:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:49:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:49:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:49:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:49:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 14:49:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:49:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 14:49:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 14:49:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 14:49:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:49:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:49:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 14:49:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 14:49:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:49:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 14:49:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 14:49:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 14:49:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 14:49:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 14:49:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 14:49:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:49:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:49:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:49:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:49:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:49:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:49:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:49:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:49:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:49:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:49:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:49:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:49:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:49:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:49:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:49:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:49:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:49:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:49:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:49:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:49:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:49:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:49:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:49:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:49:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:49:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:49:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:49:48 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:49:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:49:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:49:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:49:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:49:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:49:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:49:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:49:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:49:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:49:48 : 
MIG: 14:49:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:49:48 : 
MIG: 14:49:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:49:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:49:48 : 
MIG: 14:49:48 : 
MIG: 14:49:48 : 
MIG: 14:49:48 : Same Interface
MIG: 16:36:37 : xml_input_file: board.prj
MIG: 16:36:37 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:36:37 : In updateAllModelParams
MIG: 16:36:37 : XGUI hdlLanguage: Verilog
MIG: 16:36:37 : xgui vivado_mode: xpg_bd
MIG: 16:36:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:36:37 : Reading D:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 16:36:38 : 
MIG: 16:36:38 : Inside fn mem: DDR3
MIG: 16:36:38 : QDRII+ Inside fn ui: 83250000
MIG: 16:36:38 : cntrl:  memtype: DDR3
MIG: 16:36:38 : 
MIG: 16:36:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 16:36:38 : 
MIG: 16:36:38 : 
MIG: 16:36:38 : 
MIG: 16:36:38 : 
MIG: 16:36:38 :  polarity_value: 1
MIG: 16:36:38 : 
MIG: 16:36:38 : 
MIG: 16:36:38 : cntrl:  memtype: DDR3
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:36:38 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:36:38 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:36:38 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:36:38 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:36:38 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: ECC ==> OFF
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:36:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:36:38 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:36:38 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:36:38 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:36:38 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:36:38 : 
MIG: 16:36:38 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:36:38 : 
MIG: 16:36:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:36:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:36:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:36:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 16:36:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 16:36:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:36:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:36:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:36:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:36:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:36:39 :  Invalid Param: DDR3_CL ==> 5
MIG: 16:36:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:36:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:36:39 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:36:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:36:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 16:36:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 16:36:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:36:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:36:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:36:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:36:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 16:36:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 16:36:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 16:36:39 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 16:36:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:36:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:36:39 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 16:36:39 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 16:36:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 16:36:39 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 16:36:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:36:39 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 16:36:39 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 16:36:39 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:36:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:36:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:36:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:36:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:36:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:36:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:36:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:36:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:36:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:36:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:36:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 16:36:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 16:36:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 16:36:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 16:36:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 16:36:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:36:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 16:36:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 16:36:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 16:36:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:36:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 16:36:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 16:36:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 16:36:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 16:36:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 16:36:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 16:36:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:36:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:36:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:36:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:36:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:36:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:36:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:36:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:36:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:36:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:36:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:36:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:36:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:36:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:36:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:36:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:36:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:36:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:36:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:36:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 16:36:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:36:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:36:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:36:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:36:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:36:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:36:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:36:39 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:36:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:36:39 : 1
MIG: 16:36:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:36:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:36:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:36:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:36:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:36:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:36:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:36:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:36:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:36:39 : 
MIG: 16:36:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:36:39 : 
MIG: 16:36:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:36:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:36:39 : 
MIG: 16:36:39 : 
MIG: 16:36:39 : 
MIG: 16:36:39 : Same Interface
MIG: 16:36:39 : xml_input_file: board.prj
MIG: 16:36:39 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:42:07 : Running synthesis.xit
MIG: 16:42:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:42:07 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:42:07 : ################# RUNNING MIG BATCH ###################
MIG: 16:42:07 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:42:07 : synp_flow:  -- synthesis_mode: Other
MIG: 16:42:07 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:42:07 : vivado_mode: xpg_bd
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 1
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 : isPortInterface: 0
MIG: 16:42:07 :  locked false  
MIG: 16:42:07 : HDL Language: Verilog
MIG: 16:42:07 : compInfo: false
MIG: 16:42:07 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:42:07 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:42:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:42:07 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:42:07 : I am in catch area
MIG: 16:42:07 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:42:15 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:42:15 : Component_Name: SBD_mig_7series_0_0
MIG: 16:42:15 : Moving SBD_mig_7series_0_0 ...
MIG: 16:42:15 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:42:15 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:42:15 : Running vhdl_synth_rpr.xit
MIG: 16:42:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:42:15 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:42:15 : ################# RUNNING MIG BATCH ###################
MIG: 16:42:15 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:42:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:42:15 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:42:15 : vivado_mode: xpg_bd
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:15 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 1
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 : isPortInterface: 0
MIG: 16:42:16 :  locked false  
MIG: 16:42:16 : HDL Language: Verilog
MIG: 16:42:16 : compInfo: false
MIG: 16:42:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:42:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:42:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:42:16 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:42:16 : I am in catch area
MIG: 16:42:16 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:42:24 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:42:24 : Component_Name: SBD_mig_7series_0_0
MIG: 16:42:24 : Moving SBD_mig_7series_0_0 ...
MIG: 16:42:24 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:42:24 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:42:24 : Running simulation.xit
MIG: 16:42:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:42:24 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:42:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:42:24 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:42:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:42:24 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:42:24 : vivado_mode: xpg_bd
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 1
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 : isPortInterface: 0
MIG: 16:42:24 :  locked false  
MIG: 16:42:24 : HDL Language: Verilog
MIG: 16:42:24 : compInfo: false
MIG: 16:42:24 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:42:24 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:42:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:42:24 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:42:24 : I am in catch area
MIG: 16:42:24 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:42:32 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:42:32 : Component_Name: SBD_mig_7series_0_0
MIG: 16:42:32 : Moving SBD_mig_7series_0_0 ...
MIG: 16:42:32 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:42:32 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:42:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:42:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:42:33 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:42:33 : ################# RUNNING MIG BATCH ###################
MIG: 16:42:33 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:42:33 : synp_flow:  -- synthesis_mode: Other
MIG: 16:42:33 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:42:33 : vivado_mode: xpg_bd
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 1
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 :  locked false  
MIG: 16:42:33 : HDL Language: Verilog
MIG: 16:42:33 : compInfo: false
MIG: 16:42:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:42:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:42:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:42:33 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:42:33 : I am in catch area
MIG: 16:42:33 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:42:41 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:42:41 : Component_Name: SBD_mig_7series_0_0
MIG: 16:42:41 : Moving SBD_mig_7series_0_0 ...
MIG: 16:42:41 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:42:41 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:42:41 : Running implementation.xit
MIG: 16:42:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:42:41 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:42:41 : ################# RUNNING MIG BATCH ###################
MIG: 16:42:41 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:42:41 : synp_flow:  -- synthesis_mode: Other
MIG: 16:42:41 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:42:41 : vivado_mode: xpg_bd
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:41 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 1
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 : isPortInterface: 0
MIG: 16:42:42 :  locked false  
MIG: 16:42:42 : HDL Language: Verilog
MIG: 16:42:42 : compInfo: false
MIG: 16:42:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:42:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:42:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:42:42 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:42:42 : I am in catch area
MIG: 16:42:42 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:42:52 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:42:52 : Component_Name: SBD_mig_7series_0_0
MIG: 16:42:52 : Moving SBD_mig_7series_0_0 ...
MIG: 16:42:52 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:42:52 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 19:50:40 : xml_input_file: board.prj
MIG: 19:50:40 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 19:50:40 : In updateAllModelParams
MIG: 19:50:40 : XGUI hdlLanguage: Verilog
MIG: 19:50:40 : xgui vivado_mode: xpg_bd
MIG: 19:50:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:50:40 : Reading D:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 19:50:42 : 
MIG: 19:50:42 : Inside fn mem: DDR3
MIG: 19:50:42 : QDRII+ Inside fn ui: 83250000
MIG: 19:50:42 : cntrl:  memtype: DDR3
MIG: 19:50:42 : 
MIG: 19:50:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 19:50:42 : 
MIG: 19:50:42 : 
MIG: 19:50:42 : 
MIG: 19:50:42 : 
MIG: 19:50:42 :  polarity_value: 1
MIG: 19:50:42 : 
MIG: 19:50:42 : 
MIG: 19:50:42 : cntrl:  memtype: DDR3
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:50:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:50:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:50:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 19:50:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 19:50:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: ECC ==> OFF
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 19:50:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:50:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:50:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:50:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:50:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:50:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:50:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 19:50:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 19:50:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 19:50:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:50:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:50:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:50:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:50:42 :  Invalid Param: DDR3_CL ==> 5
MIG: 19:50:42 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:50:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:50:42 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:50:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:50:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 19:50:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 19:50:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:50:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:50:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 19:50:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:50:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 19:50:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 19:50:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 19:50:42 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 19:50:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:50:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:50:42 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 19:50:42 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 19:50:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 19:50:42 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 19:50:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:50:42 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 19:50:42 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 19:50:42 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 19:50:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:50:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:50:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:50:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:50:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:50:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:50:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:50:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:50:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 19:50:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:50:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 19:50:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 19:50:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 19:50:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 19:50:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 19:50:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:50:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 19:50:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 19:50:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 19:50:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:50:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 19:50:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 19:50:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 19:50:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 19:50:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 19:50:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 19:50:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:50:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:50:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:50:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:50:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 19:50:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:50:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:50:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:50:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:50:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:50:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:50:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:50:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:50:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:50:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:50:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 19:50:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:50:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 19:50:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:50:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 19:50:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:50:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:50:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:50:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:50:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:50:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:50:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:50:42 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:50:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:50:42 : 2
MIG: 19:50:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 19:50:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:50:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:50:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:50:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:50:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:50:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:50:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:50:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:50:42 : 
MIG: 19:50:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:50:42 : 
MIG: 19:50:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:50:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 19:50:42 : 
MIG: 19:50:42 : 
MIG: 19:50:42 : 
MIG: 19:50:42 : Same Interface
MIG: 19:50:42 : xml_input_file: board.prj
MIG: 19:50:42 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 19:50:51 : ################# RUNNING MIG BATCH ###################
MIG: 19:50:51 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 19:50:51 : synp_flow:  -- synthesis_mode: Other
MIG: 19:50:51 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 19:50:51 : vivado_mode: xpg_bd
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 1
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 : isPortInterface: 0
MIG: 19:50:51 :  locked false  
MIG: 19:50:51 : HDL Language: Verilog
MIG: 19:50:51 : compInfo: false
MIG: 19:50:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:50:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:50:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:50:51 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 19:50:51 : I am in catch area
MIG: 19:50:51 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 19:50:59 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 19:50:59 : Component_Name: SBD_mig_7series_0_0
MIG: 19:50:59 : Moving SBD_mig_7series_0_0 ...
MIG: 19:50:59 : Moving SBD_mig_7series_0_0.veo ...
MIG: 19:50:59 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 19:50:59 : Running synthesis.xit
MIG: 19:50:59 : ################# RUNNING MIG BATCH ###################
MIG: 19:50:59 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 19:50:59 : synp_flow:  -- synthesis_mode: Other
MIG: 19:50:59 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 19:50:59 : vivado_mode: xpg_bd
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:50:59 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 1
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 : isPortInterface: 0
MIG: 19:51:00 :  locked false  
MIG: 19:51:00 : HDL Language: Verilog
MIG: 19:51:00 : compInfo: false
MIG: 19:51:00 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:51:00 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:51:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:51:00 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 19:51:00 : I am in catch area
MIG: 19:51:00 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 19:51:07 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 19:51:07 : Component_Name: SBD_mig_7series_0_0
MIG: 19:51:07 : Moving SBD_mig_7series_0_0 ...
MIG: 19:51:07 : Moving SBD_mig_7series_0_0.veo ...
MIG: 19:51:07 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 19:51:08 : Running vhdl_synth_rpr.xit
MIG: 19:51:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 19:51:08 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 19:51:08 : ################# RUNNING MIG BATCH ###################
MIG: 19:51:08 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 19:51:08 : synp_flow:  -- synthesis_mode: Other
MIG: 19:51:08 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 19:51:08 : vivado_mode: xpg_bd
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 1
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 : isPortInterface: 0
MIG: 19:51:08 :  locked false  
MIG: 19:51:08 : HDL Language: Verilog
MIG: 19:51:08 : compInfo: false
MIG: 19:51:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:51:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:51:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:51:08 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 19:51:08 : I am in catch area
MIG: 19:51:08 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 19:51:16 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 19:51:16 : Component_Name: SBD_mig_7series_0_0
MIG: 19:51:16 : Moving SBD_mig_7series_0_0 ...
MIG: 19:51:16 : Moving SBD_mig_7series_0_0.veo ...
MIG: 19:51:16 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 19:51:16 : Running simulation.xit
MIG: 19:51:16 : ################# RUNNING MIG BATCH ###################
MIG: 19:51:16 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 19:51:16 : synp_flow:  -- synthesis_mode: Other
MIG: 19:51:16 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 19:51:16 : vivado_mode: xpg_bd
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 1
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 : isPortInterface: 0
MIG: 19:51:16 :  locked false  
MIG: 19:51:16 : HDL Language: Verilog
MIG: 19:51:16 : compInfo: false
MIG: 19:51:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:51:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:51:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:51:16 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 19:51:16 : I am in catch area
MIG: 19:51:16 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 19:51:24 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 19:51:24 : Component_Name: SBD_mig_7series_0_0
MIG: 19:51:24 : Moving SBD_mig_7series_0_0 ...
MIG: 19:51:24 : Moving SBD_mig_7series_0_0.veo ...
MIG: 19:51:24 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 19:51:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:51:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 19:51:24 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 19:51:24 : ################# RUNNING MIG BATCH ###################
MIG: 19:51:24 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 19:51:24 : synp_flow:  -- synthesis_mode: Other
MIG: 19:51:24 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 19:51:24 : vivado_mode: xpg_bd
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:24 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 1
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 : isPortInterface: 0
MIG: 19:51:25 :  locked false  
MIG: 19:51:25 : HDL Language: Verilog
MIG: 19:51:25 : compInfo: false
MIG: 19:51:25 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:51:25 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:51:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:51:25 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 19:51:25 : I am in catch area
MIG: 19:51:25 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 19:51:32 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 19:51:32 : Component_Name: SBD_mig_7series_0_0
MIG: 19:51:32 : Moving SBD_mig_7series_0_0 ...
MIG: 19:51:32 : Moving SBD_mig_7series_0_0.veo ...
MIG: 19:51:32 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 19:51:33 : Running implementation.xit
MIG: 19:51:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 19:51:33 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 19:51:33 : ################# RUNNING MIG BATCH ###################
MIG: 19:51:33 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 19:51:33 : synp_flow:  -- synthesis_mode: Other
MIG: 19:51:33 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 19:51:33 : vivado_mode: xpg_bd
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 1
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 : isPortInterface: 0
MIG: 19:51:33 :  locked false  
MIG: 19:51:33 : HDL Language: Verilog
MIG: 19:51:33 : compInfo: false
MIG: 19:51:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:51:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:51:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:51:33 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 19:51:33 : I am in catch area
MIG: 19:51:33 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 19:51:41 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 19:51:41 : Component_Name: SBD_mig_7series_0_0
MIG: 19:51:41 : Moving SBD_mig_7series_0_0 ...
MIG: 19:51:41 : Moving SBD_mig_7series_0_0.veo ...
MIG: 19:51:41 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:17:14 : xml_input_file: board.prj
MIG: 20:17:14 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:17:14 : xml_input_file: board.prj
MIG: 20:17:14 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:17:14 : xml_input_file: board.prj
MIG: 20:17:14 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:18:11 : xml_input_file: board.prj
MIG: 20:18:11 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:18:11 : xml_input_file: board.prj
MIG: 20:18:11 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:18:11 : xml_input_file: board.prj
MIG: 20:18:11 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:19:36 : xml_input_file: board.prj
MIG: 20:19:36 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:19:36 : In updateAllModelParams
MIG: 20:19:36 : XGUI hdlLanguage: Verilog
MIG: 20:19:36 : xgui vivado_mode: xpg_bd
MIG: 20:19:36 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:19:36 : Reading D:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 20:19:37 : 
MIG: 20:19:37 : Inside fn mem: DDR3
MIG: 20:19:37 : QDRII+ Inside fn ui: 83250000
MIG: 20:19:37 : cntrl:  memtype: DDR3
MIG: 20:19:37 : 
MIG: 20:19:37 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 20:19:37 : 
MIG: 20:19:37 : 
MIG: 20:19:37 : 
MIG: 20:19:37 : 
MIG: 20:19:37 :  polarity_value: 1
MIG: 20:19:37 : 
MIG: 20:19:37 : 
MIG: 20:19:37 : cntrl:  memtype: DDR3
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:19:37 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:19:37 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:19:37 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:19:37 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:19:37 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: ECC ==> OFF
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:19:37 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:19:37 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:19:37 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:19:37 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:19:37 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:19:37 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:19:37 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 20:19:37 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 20:19:37 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:19:37 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:19:37 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:19:37 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:19:37 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:19:37 :  Invalid Param: DDR3_CL ==> 5
MIG: 20:19:37 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:19:37 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 20:19:37 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:19:37 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:19:37 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 20:19:37 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 20:19:37 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:19:37 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:19:37 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:19:37 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 20:19:37 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 20:19:37 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 20:19:37 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 20:19:37 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 20:19:37 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:19:37 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:19:37 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 20:19:37 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 20:19:37 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 20:19:37 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 20:19:37 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:19:37 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 20:19:37 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 20:19:37 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:19:37 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:19:37 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:19:37 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:19:37 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:19:37 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:19:37 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:19:37 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:19:37 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:19:37 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:19:37 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:19:37 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 20:19:37 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:19:37 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 20:19:37 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 20:19:37 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 20:19:37 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:19:37 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:19:37 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 20:19:37 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 20:19:37 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:19:37 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 20:19:37 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 20:19:37 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 20:19:37 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 20:19:37 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 20:19:37 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 20:19:37 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:19:37 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:19:37 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:19:37 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:19:37 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:19:37 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:19:37 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:19:37 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:19:37 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:19:37 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:19:37 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:19:37 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:19:37 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:19:37 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:19:37 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:19:37 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SBD_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 20:19:37 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:19:37 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:19:37 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:19:37 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:19:37 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:19:37 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:19:37 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:19:37 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:19:37 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:19:37 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:19:37 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:19:37 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:19:37 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 20:19:37 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:19:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:19:37 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:19:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:19:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:19:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:19:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:19:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:19:37 : 
MIG: 20:19:37 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:19:37 : 
MIG: 20:19:37 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:19:37 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:19:37 : 
MIG: 20:19:37 : 
MIG: 20:19:37 : 
MIG: 20:19:37 : Same Interface
MIG: 20:19:38 : xml_input_file: board.prj
MIG: 20:19:38 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:26:58 : ################# RUNNING MIG BATCH ###################
MIG: 20:26:58 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:26:58 : synp_flow:  -- synthesis_mode: Other
MIG: 20:26:58 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:26:58 : vivado_mode: xpg_bd
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 1
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 :  locked false  
MIG: 20:26:58 : HDL Language: Verilog
MIG: 20:26:58 : compInfo: false
MIG: 20:26:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:26:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:26:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:26:58 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:26:58 : I am in catch area
MIG: 20:26:58 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:06 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:27:06 : Component_Name: SBD_mig_7series_0_0
MIG: 20:27:06 : Moving SBD_mig_7series_0_0 ...
MIG: 20:27:06 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:27:06 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:06 : Running synthesis.xit
MIG: 20:27:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:06 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:27:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:06 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:27:06 : vivado_mode: xpg_bd
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 1
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 : isPortInterface: 0
MIG: 20:27:06 :  locked false  
MIG: 20:27:06 : HDL Language: Verilog
MIG: 20:27:06 : compInfo: false
MIG: 20:27:06 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:27:06 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:27:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:27:06 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:27:06 : I am in catch area
MIG: 20:27:06 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:14 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:27:14 : Component_Name: SBD_mig_7series_0_0
MIG: 20:27:14 : Moving SBD_mig_7series_0_0 ...
MIG: 20:27:14 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:27:14 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:15 : Running vhdl_synth_rpr.xit
MIG: 20:27:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 20:27:15 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 20:27:15 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:15 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:27:15 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:15 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:27:15 : vivado_mode: xpg_bd
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 1
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 : isPortInterface: 0
MIG: 20:27:15 :  locked false  
MIG: 20:27:15 : HDL Language: Verilog
MIG: 20:27:15 : compInfo: false
MIG: 20:27:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:27:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:27:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:27:15 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:27:15 : I am in catch area
MIG: 20:27:15 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:22 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:27:22 : Component_Name: SBD_mig_7series_0_0
MIG: 20:27:22 : Moving SBD_mig_7series_0_0 ...
MIG: 20:27:22 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:27:22 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:23 : Running simulation.xit
MIG: 20:27:23 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:23 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:27:23 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:23 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:27:23 : vivado_mode: xpg_bd
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 1
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 : isPortInterface: 0
MIG: 20:27:23 :  locked false  
MIG: 20:27:23 : HDL Language: Verilog
MIG: 20:27:23 : compInfo: false
MIG: 20:27:23 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:27:23 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:27:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:27:23 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:27:23 : I am in catch area
MIG: 20:27:23 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:31 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:27:31 : Component_Name: SBD_mig_7series_0_0
MIG: 20:27:31 : Moving SBD_mig_7series_0_0 ...
MIG: 20:27:31 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:27:31 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:27:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 20:27:31 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 20:27:31 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:31 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:27:31 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:31 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:27:31 : vivado_mode: xpg_bd
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 1
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 : isPortInterface: 0
MIG: 20:27:31 :  locked false  
MIG: 20:27:31 : HDL Language: Verilog
MIG: 20:27:31 : compInfo: false
MIG: 20:27:31 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:27:31 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:27:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:27:31 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:27:31 : I am in catch area
MIG: 20:27:31 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:39 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:27:39 : Component_Name: SBD_mig_7series_0_0
MIG: 20:27:39 : Moving SBD_mig_7series_0_0 ...
MIG: 20:27:39 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:27:39 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:39 : Running implementation.xit
MIG: 20:27:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 20:27:39 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 20:27:39 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:39 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:27:39 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:39 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:27:39 : vivado_mode: xpg_bd
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 1
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 : isPortInterface: 0
MIG: 20:27:39 :  locked false  
MIG: 20:27:39 : HDL Language: Verilog
MIG: 20:27:39 : compInfo: false
MIG: 20:27:39 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:27:39 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:27:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:27:39 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:27:39 : I am in catch area
MIG: 20:27:39 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:47 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:27:47 : Component_Name: SBD_mig_7series_0_0
MIG: 20:27:47 : Moving SBD_mig_7series_0_0 ...
MIG: 20:27:47 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:27:47 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:22 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:22 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:52:22 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:22 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:52:22 : vivado_mode: xpg_bd
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 1
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 : isPortInterface: 0
MIG: 21:52:22 :  locked false  
MIG: 21:52:22 : HDL Language: Verilog
MIG: 21:52:22 : compInfo: false
MIG: 21:52:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:52:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:52:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:52:22 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:52:22 : I am in catch area
MIG: 21:52:22 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:52:29 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:52:29 : Component_Name: SBD_mig_7series_0_0
MIG: 21:52:29 : Moving SBD_mig_7series_0_0 ...
MIG: 21:52:29 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:52:29 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:30 : Running synthesis.xit
MIG: 21:52:30 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:30 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:52:30 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:30 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:52:30 : vivado_mode: xpg_bd
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 1
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 : isPortInterface: 0
MIG: 21:52:30 :  locked false  
MIG: 21:52:30 : HDL Language: Verilog
MIG: 21:52:30 : compInfo: false
MIG: 21:52:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:52:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:52:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:52:30 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:52:30 : I am in catch area
MIG: 21:52:30 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:52:38 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:52:38 : Component_Name: SBD_mig_7series_0_0
MIG: 21:52:38 : Moving SBD_mig_7series_0_0 ...
MIG: 21:52:38 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:52:38 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:38 : Running vhdl_synth_rpr.xit
MIG: 21:52:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:52:38 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:52:38 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:38 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:52:38 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:38 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:52:38 : vivado_mode: xpg_bd
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 1
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 : isPortInterface: 0
MIG: 21:52:38 :  locked false  
MIG: 21:52:38 : HDL Language: Verilog
MIG: 21:52:38 : compInfo: false
MIG: 21:52:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:52:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:52:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:52:38 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:52:38 : I am in catch area
MIG: 21:52:38 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:52:46 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:52:46 : Component_Name: SBD_mig_7series_0_0
MIG: 21:52:46 : Moving SBD_mig_7series_0_0 ...
MIG: 21:52:46 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:52:46 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:46 : Running simulation.xit
MIG: 21:52:46 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:46 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:52:46 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:46 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:52:46 : vivado_mode: xpg_bd
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 1
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 : isPortInterface: 0
MIG: 21:52:46 :  locked false  
MIG: 21:52:46 : HDL Language: Verilog
MIG: 21:52:46 : compInfo: false
MIG: 21:52:46 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:52:46 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:52:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:52:46 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:52:46 : I am in catch area
MIG: 21:52:46 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:52:54 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:52:54 : Component_Name: SBD_mig_7series_0_0
MIG: 21:52:54 : Moving SBD_mig_7series_0_0 ...
MIG: 21:52:54 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:52:54 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:52:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:52:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:52:55 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:52:55 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:55 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:52:55 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:55 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:52:55 : vivado_mode: xpg_bd
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 1
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 : isPortInterface: 0
MIG: 21:52:55 :  locked false  
MIG: 21:52:55 : HDL Language: Verilog
MIG: 21:52:55 : compInfo: false
MIG: 21:52:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:52:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:52:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:52:55 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:52:55 : I am in catch area
MIG: 21:52:55 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:53:02 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:53:02 : Component_Name: SBD_mig_7series_0_0
MIG: 21:53:02 : Moving SBD_mig_7series_0_0 ...
MIG: 21:53:02 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:53:02 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:53:03 : Running implementation.xit
MIG: 21:53:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:53:03 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:53:03 : ################# RUNNING MIG BATCH ###################
MIG: 21:53:03 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:53:03 : synp_flow:  -- synthesis_mode: Other
MIG: 21:53:03 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:53:03 : vivado_mode: xpg_bd
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 1
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 : isPortInterface: 0
MIG: 21:53:03 :  locked false  
MIG: 21:53:03 : HDL Language: Verilog
MIG: 21:53:03 : compInfo: false
MIG: 21:53:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:53:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:53:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:53:03 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:53:03 : I am in catch area
MIG: 21:53:03 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:53:14 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:53:14 : Component_Name: SBD_mig_7series_0_0
MIG: 21:53:14 : Moving SBD_mig_7series_0_0 ...
MIG: 21:53:14 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:53:14 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 22:46:17 : ################# RUNNING MIG BATCH ###################
MIG: 22:46:17 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 22:46:17 : synp_flow:  -- synthesis_mode: Other
MIG: 22:46:17 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 22:46:17 : vivado_mode: xpg_bd
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 1
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 : isPortInterface: 0
MIG: 22:46:17 :  locked false  
MIG: 22:46:17 : HDL Language: Verilog
MIG: 22:46:17 : compInfo: false
MIG: 22:46:18 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:46:18 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:46:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 22:46:18 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 22:46:18 : I am in catch area
MIG: 22:46:18 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 22:46:25 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 22:46:25 : Component_Name: SBD_mig_7series_0_0
MIG: 22:46:25 : Moving SBD_mig_7series_0_0 ...
MIG: 22:46:25 : Moving SBD_mig_7series_0_0.veo ...
MIG: 22:46:25 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 22:46:26 : Running synthesis.xit
MIG: 22:46:26 : ################# RUNNING MIG BATCH ###################
MIG: 22:46:26 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 22:46:26 : synp_flow:  -- synthesis_mode: Other
MIG: 22:46:26 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 22:46:26 : vivado_mode: xpg_bd
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 1
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 : isPortInterface: 0
MIG: 22:46:26 :  locked false  
MIG: 22:46:26 : HDL Language: Verilog
MIG: 22:46:26 : compInfo: false
MIG: 22:46:26 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:46:26 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:46:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 22:46:26 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 22:46:26 : I am in catch area
MIG: 22:46:26 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 22:46:34 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 22:46:34 : Component_Name: SBD_mig_7series_0_0
MIG: 22:46:34 : Moving SBD_mig_7series_0_0 ...
MIG: 22:46:34 : Moving SBD_mig_7series_0_0.veo ...
MIG: 22:46:34 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 22:46:34 : Running vhdl_synth_rpr.xit
MIG: 22:46:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 22:46:34 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 22:46:34 : ################# RUNNING MIG BATCH ###################
MIG: 22:46:34 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 22:46:34 : synp_flow:  -- synthesis_mode: Other
MIG: 22:46:34 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 22:46:34 : vivado_mode: xpg_bd
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 1
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 : isPortInterface: 0
MIG: 22:46:34 :  locked false  
MIG: 22:46:34 : HDL Language: Verilog
MIG: 22:46:34 : compInfo: false
MIG: 22:46:34 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:46:34 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:46:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 22:46:34 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 22:46:34 : I am in catch area
MIG: 22:46:34 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 22:46:42 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 22:46:42 : Component_Name: SBD_mig_7series_0_0
MIG: 22:46:42 : Moving SBD_mig_7series_0_0 ...
MIG: 22:46:42 : Moving SBD_mig_7series_0_0.veo ...
MIG: 22:46:42 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 22:46:42 : Running simulation.xit
MIG: 22:46:42 : ################# RUNNING MIG BATCH ###################
MIG: 22:46:42 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 22:46:42 : synp_flow:  -- synthesis_mode: Other
MIG: 22:46:42 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 22:46:42 : vivado_mode: xpg_bd
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 1
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 : isPortInterface: 0
MIG: 22:46:42 :  locked false  
MIG: 22:46:42 : HDL Language: Verilog
MIG: 22:46:42 : compInfo: false
MIG: 22:46:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:46:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:46:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 22:46:42 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 22:46:42 : I am in catch area
MIG: 22:46:42 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 22:46:50 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 22:46:50 : Component_Name: SBD_mig_7series_0_0
MIG: 22:46:50 : Moving SBD_mig_7series_0_0 ...
MIG: 22:46:50 : Moving SBD_mig_7series_0_0.veo ...
MIG: 22:46:50 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 22:46:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:46:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 22:46:51 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 22:46:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:46:51 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 22:46:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:46:51 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 22:46:51 : vivado_mode: xpg_bd
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 1
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 :  locked false  
MIG: 22:46:51 : HDL Language: Verilog
MIG: 22:46:51 : compInfo: false
MIG: 22:46:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:46:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:46:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 22:46:51 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 22:46:51 : I am in catch area
MIG: 22:46:51 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:00 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 22:47:00 : Component_Name: SBD_mig_7series_0_0
MIG: 22:47:00 : Moving SBD_mig_7series_0_0 ...
MIG: 22:47:00 : Moving SBD_mig_7series_0_0.veo ...
MIG: 22:47:00 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:01 : Running implementation.xit
MIG: 22:47:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 22:47:01 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 22:47:01 : ################# RUNNING MIG BATCH ###################
MIG: 22:47:01 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 22:47:01 : synp_flow:  -- synthesis_mode: Other
MIG: 22:47:01 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 22:47:01 : vivado_mode: xpg_bd
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 1
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 : isPortInterface: 0
MIG: 22:47:01 :  locked false  
MIG: 22:47:01 : HDL Language: Verilog
MIG: 22:47:01 : compInfo: false
MIG: 22:47:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:47:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:47:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 22:47:01 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 22:47:01 : I am in catch area
MIG: 22:47:01 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:11 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 22:47:11 : Component_Name: SBD_mig_7series_0_0
MIG: 22:47:11 : Moving SBD_mig_7series_0_0 ...
MIG: 22:47:11 : Moving SBD_mig_7series_0_0.veo ...
MIG: 22:47:11 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 22:48:36 : xml_input_file: board.prj
MIG: 22:48:36 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 22:48:36 : xml_input_file: board.prj
MIG: 22:48:36 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 22:48:36 : xml_input_file: board.prj
MIG: 22:48:36 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:51:54 : xml_input_file: board.prj
MIG: 23:51:54 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:51:54 : xml_input_file: board.prj
MIG: 23:51:54 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:51:54 : xml_input_file: board.prj
MIG: 23:51:54 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:08:45 : xml_input_file: board.prj
MIG: 00:08:45 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:08:45 : xml_input_file: board.prj
MIG: 00:08:45 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:08:45 : xml_input_file: board.prj
MIG: 00:08:45 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:12:05 : xml_input_file: board.prj
MIG: 00:12:05 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:12:05 : In updateAllModelParams
MIG: 00:12:05 : XGUI hdlLanguage: Verilog
MIG: 00:12:05 : xgui vivado_mode: xpg_bd
MIG: 00:12:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:12:05 : Unreadable D:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 00:12:05 : xml_input_file: board.prj
MIG: 00:12:05 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:12:14 : ################# RUNNING MIG BATCH ###################
MIG: 00:12:14 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:12:14 : synp_flow:  -- synthesis_mode: Other
MIG: 00:12:14 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:12:14 : vivado_mode: xpg_bd
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 1
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 : isPortInterface: 0
MIG: 00:12:14 :  locked false  
MIG: 00:12:14 : HDL Language: Verilog
MIG: 00:12:14 : compInfo: false
MIG: 00:12:14 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:12:14 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:12:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:12:14 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:12:14 : I am in catch area
MIG: 00:12:14 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:12:22 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:12:22 : Component_Name: SBD_mig_7series_0_0
MIG: 00:12:22 : Moving SBD_mig_7series_0_0 ...
MIG: 00:12:22 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:12:22 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:12:22 : Running synthesis.xit
MIG: 00:12:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:12:22 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:12:22 : ################# RUNNING MIG BATCH ###################
MIG: 00:12:22 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:12:22 : synp_flow:  -- synthesis_mode: Other
MIG: 00:12:22 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:12:22 : vivado_mode: xpg_bd
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 1
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 : isPortInterface: 0
MIG: 00:12:22 :  locked false  
MIG: 00:12:22 : HDL Language: Verilog
MIG: 00:12:22 : compInfo: false
MIG: 00:12:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:12:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:12:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:12:22 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:12:22 : I am in catch area
MIG: 00:12:22 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:12:30 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:12:30 : Component_Name: SBD_mig_7series_0_0
MIG: 00:12:30 : Moving SBD_mig_7series_0_0 ...
MIG: 00:12:30 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:12:30 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:12:30 : Running vhdl_synth_rpr.xit
MIG: 00:12:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:12:30 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:12:30 : ################# RUNNING MIG BATCH ###################
MIG: 00:12:30 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:12:30 : synp_flow:  -- synthesis_mode: Other
MIG: 00:12:30 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:12:30 : vivado_mode: xpg_bd
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 1
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 : isPortInterface: 0
MIG: 00:12:30 :  locked false  
MIG: 00:12:30 : HDL Language: Verilog
MIG: 00:12:30 : compInfo: false
MIG: 00:12:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:12:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:12:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:12:30 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:12:30 : I am in catch area
MIG: 00:12:30 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:12:38 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:12:38 : Component_Name: SBD_mig_7series_0_0
MIG: 00:12:38 : Moving SBD_mig_7series_0_0 ...
MIG: 00:12:38 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:12:38 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:12:38 : Running simulation.xit
MIG: 00:12:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:12:38 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:12:38 : ################# RUNNING MIG BATCH ###################
MIG: 00:12:38 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:12:38 : synp_flow:  -- synthesis_mode: Other
MIG: 00:12:38 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:12:38 : vivado_mode: xpg_bd
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:38 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 1
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 : isPortInterface: 0
MIG: 00:12:39 :  locked false  
MIG: 00:12:39 : HDL Language: Verilog
MIG: 00:12:39 : compInfo: false
MIG: 00:12:39 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:12:39 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:12:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:12:39 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:12:39 : I am in catch area
MIG: 00:12:39 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:12:46 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:12:46 : Component_Name: SBD_mig_7series_0_0
MIG: 00:12:46 : Moving SBD_mig_7series_0_0 ...
MIG: 00:12:46 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:12:46 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:12:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:12:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:12:47 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:12:47 : ################# RUNNING MIG BATCH ###################
MIG: 00:12:47 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:12:47 : synp_flow:  -- synthesis_mode: Other
MIG: 00:12:47 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:12:47 : vivado_mode: xpg_bd
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 1
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 : isPortInterface: 0
MIG: 00:12:47 :  locked false  
MIG: 00:12:47 : HDL Language: Verilog
MIG: 00:12:47 : compInfo: false
MIG: 00:12:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:12:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:12:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:12:47 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:12:47 : I am in catch area
MIG: 00:12:47 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:12:55 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:12:55 : Component_Name: SBD_mig_7series_0_0
MIG: 00:12:55 : Moving SBD_mig_7series_0_0 ...
MIG: 00:12:55 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:12:55 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:12:55 : Running implementation.xit
MIG: 00:12:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:12:55 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:12:55 : ################# RUNNING MIG BATCH ###################
MIG: 00:12:55 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:12:55 : synp_flow:  -- synthesis_mode: Other
MIG: 00:12:55 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:12:55 : vivado_mode: xpg_bd
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 1
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 : isPortInterface: 0
MIG: 00:12:55 :  locked false  
MIG: 00:12:55 : HDL Language: Verilog
MIG: 00:12:55 : compInfo: false
MIG: 00:12:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:12:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:12:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:12:55 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:12:55 : I am in catch area
MIG: 00:12:55 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:13:03 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:13:03 : Component_Name: SBD_mig_7series_0_0
MIG: 00:13:03 : Moving SBD_mig_7series_0_0 ...
MIG: 00:13:03 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:13:03 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 23:29:36 : ################# RUNNING MIG BATCH ###################
MIG: 23:29:36 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 23:29:36 : synp_flow:  -- synthesis_mode: Other
MIG: 23:29:36 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 23:29:36 : vivado_mode: xpg_bd
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 1
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 : isPortInterface: 0
MIG: 23:29:36 :  locked false  
MIG: 23:29:36 : HDL Language: Verilog
MIG: 23:29:36 : compInfo: false
MIG: 23:29:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:29:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:29:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 23:29:36 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 23:29:36 : I am in catch area
MIG: 23:29:36 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 23:29:44 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:29:44 : Component_Name: SBD_mig_7series_0_0
MIG: 23:29:44 : Moving SBD_mig_7series_0_0 ...
MIG: 23:29:44 : Moving SBD_mig_7series_0_0.veo ...
MIG: 23:29:44 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 23:29:44 : Running synthesis.xit
MIG: 23:29:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 23:29:44 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 23:29:44 : ################# RUNNING MIG BATCH ###################
MIG: 23:29:44 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 23:29:44 : synp_flow:  -- synthesis_mode: Other
MIG: 23:29:44 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 23:29:44 : vivado_mode: xpg_bd
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 1
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 : isPortInterface: 0
MIG: 23:29:44 :  locked false  
MIG: 23:29:44 : HDL Language: Verilog
MIG: 23:29:44 : compInfo: false
MIG: 23:29:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:29:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:29:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 23:29:44 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 23:29:44 : I am in catch area
MIG: 23:29:44 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 23:29:52 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:29:52 : Component_Name: SBD_mig_7series_0_0
MIG: 23:29:52 : Moving SBD_mig_7series_0_0 ...
MIG: 23:29:52 : Moving SBD_mig_7series_0_0.veo ...
MIG: 23:29:52 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 23:29:52 : Running vhdl_synth_rpr.xit
MIG: 23:29:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 23:29:52 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 23:29:52 : ################# RUNNING MIG BATCH ###################
MIG: 23:29:52 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 23:29:52 : synp_flow:  -- synthesis_mode: Other
MIG: 23:29:52 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 23:29:52 : vivado_mode: xpg_bd
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:52 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 1
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 : isPortInterface: 0
MIG: 23:29:53 :  locked false  
MIG: 23:29:53 : HDL Language: Verilog
MIG: 23:29:53 : compInfo: false
MIG: 23:29:53 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:29:53 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:29:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 23:29:53 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 23:29:53 : I am in catch area
MIG: 23:29:53 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 23:30:01 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:30:01 : Component_Name: SBD_mig_7series_0_0
MIG: 23:30:01 : Moving SBD_mig_7series_0_0 ...
MIG: 23:30:01 : Moving SBD_mig_7series_0_0.veo ...
MIG: 23:30:01 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 23:30:01 : Running simulation.xit
MIG: 23:30:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 23:30:01 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 23:30:01 : ################# RUNNING MIG BATCH ###################
MIG: 23:30:01 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 23:30:01 : synp_flow:  -- synthesis_mode: Other
MIG: 23:30:01 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 23:30:01 : vivado_mode: xpg_bd
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 1
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 : isPortInterface: 0
MIG: 23:30:01 :  locked false  
MIG: 23:30:01 : HDL Language: Verilog
MIG: 23:30:01 : compInfo: false
MIG: 23:30:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:30:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:30:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 23:30:01 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 23:30:01 : I am in catch area
MIG: 23:30:01 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 23:30:09 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:30:09 : Component_Name: SBD_mig_7series_0_0
MIG: 23:30:09 : Moving SBD_mig_7series_0_0 ...
MIG: 23:30:09 : Moving SBD_mig_7series_0_0.veo ...
MIG: 23:30:09 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 23:30:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:30:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 23:30:09 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 23:30:09 : ################# RUNNING MIG BATCH ###################
MIG: 23:30:09 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 23:30:09 : synp_flow:  -- synthesis_mode: Other
MIG: 23:30:09 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 23:30:09 : vivado_mode: xpg_bd
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:09 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 1
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 : isPortInterface: 0
MIG: 23:30:10 :  locked false  
MIG: 23:30:10 : HDL Language: Verilog
MIG: 23:30:10 : compInfo: false
MIG: 23:30:10 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:30:10 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:30:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 23:30:10 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 23:30:10 : I am in catch area
MIG: 23:30:10 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 23:30:18 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:30:18 : Component_Name: SBD_mig_7series_0_0
MIG: 23:30:18 : Moving SBD_mig_7series_0_0 ...
MIG: 23:30:18 : Moving SBD_mig_7series_0_0.veo ...
MIG: 23:30:18 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 23:30:18 : Running implementation.xit
MIG: 23:30:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 23:30:18 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 23:30:18 : ################# RUNNING MIG BATCH ###################
MIG: 23:30:18 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 23:30:18 : synp_flow:  -- synthesis_mode: Other
MIG: 23:30:18 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 23:30:18 : vivado_mode: xpg_bd
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 1
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 : isPortInterface: 0
MIG: 23:30:18 :  locked false  
MIG: 23:30:18 : HDL Language: Verilog
MIG: 23:30:18 : compInfo: false
MIG: 23:30:18 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:30:18 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:30:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 23:30:18 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 23:30:18 : I am in catch area
MIG: 23:30:18 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 23:30:26 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 23:30:26 : Component_Name: SBD_mig_7series_0_0
MIG: 23:30:26 : Moving SBD_mig_7series_0_0 ...
MIG: 23:30:26 : Moving SBD_mig_7series_0_0.veo ...
MIG: 23:30:26 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:22:25 : xml_input_file: board.prj
MIG: 00:22:25 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:22:25 : xml_input_file: board.prj
MIG: 00:22:25 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:22:25 : xml_input_file: board.prj
MIG: 00:22:25 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:48:25 : xml_input_file: board.prj
MIG: 00:48:25 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:48:25 : In updateAllModelParams
MIG: 00:48:25 : XGUI hdlLanguage: Verilog
MIG: 00:48:25 : xgui vivado_mode: xpg_bd
MIG: 00:48:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:48:25 : Unreadable D:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 00:48:25 : xml_input_file: board.prj
MIG: 00:48:25 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:51:25 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:25 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:51:25 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:25 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:51:25 : vivado_mode: xpg_bd
MIG: 00:51:25 : isPortInterface: 0
MIG: 00:51:25 : isPortInterface: 0
MIG: 00:51:25 : isPortInterface: 0
MIG: 00:51:25 : isPortInterface: 0
MIG: 00:51:25 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 1
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 : isPortInterface: 0
MIG: 00:51:26 :  locked false  
MIG: 00:51:26 : HDL Language: Verilog
MIG: 00:51:26 : compInfo: false
MIG: 00:51:26 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:51:26 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:51:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:51:26 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:51:26 : I am in catch area
MIG: 00:51:26 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:51:34 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:51:34 : Component_Name: SBD_mig_7series_0_0
MIG: 00:51:34 : Moving SBD_mig_7series_0_0 ...
MIG: 00:51:34 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:51:34 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:51:34 : Running synthesis.xit
MIG: 00:51:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:51:34 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:51:34 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:34 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:51:34 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:34 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:51:34 : vivado_mode: xpg_bd
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:34 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 1
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 : isPortInterface: 0
MIG: 00:51:35 :  locked false  
MIG: 00:51:35 : HDL Language: Verilog
MIG: 00:51:35 : compInfo: false
MIG: 00:51:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:51:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:51:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:51:35 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:51:35 : I am in catch area
MIG: 00:51:35 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:51:42 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:51:42 : Component_Name: SBD_mig_7series_0_0
MIG: 00:51:42 : Moving SBD_mig_7series_0_0 ...
MIG: 00:51:43 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:51:43 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:51:43 : Running vhdl_synth_rpr.xit
MIG: 00:51:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:51:43 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:51:43 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:43 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:51:43 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:43 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:51:43 : vivado_mode: xpg_bd
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 1
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 : isPortInterface: 0
MIG: 00:51:43 :  locked false  
MIG: 00:51:43 : HDL Language: Verilog
MIG: 00:51:43 : compInfo: false
MIG: 00:51:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:51:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:51:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:51:43 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:51:43 : I am in catch area
MIG: 00:51:43 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:51:51 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:51:51 : Component_Name: SBD_mig_7series_0_0
MIG: 00:51:51 : Moving SBD_mig_7series_0_0 ...
MIG: 00:51:51 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:51:51 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:51:51 : Running simulation.xit
MIG: 00:51:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:51:51 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:51:51 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:51 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:51:51 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:51 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:51:51 : vivado_mode: xpg_bd
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 1
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 : isPortInterface: 0
MIG: 00:51:51 :  locked false  
MIG: 00:51:51 : HDL Language: Verilog
MIG: 00:51:51 : compInfo: false
MIG: 00:51:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:51:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:51:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:51:51 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:51:51 : I am in catch area
MIG: 00:51:51 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:51:59 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:51:59 : Component_Name: SBD_mig_7series_0_0
MIG: 00:51:59 : Moving SBD_mig_7series_0_0 ...
MIG: 00:51:59 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:51:59 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:52:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:52:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:52:00 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:52:00 : ################# RUNNING MIG BATCH ###################
MIG: 00:52:00 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:52:00 : synp_flow:  -- synthesis_mode: Other
MIG: 00:52:00 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:52:00 : vivado_mode: xpg_bd
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 1
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 : isPortInterface: 0
MIG: 00:52:00 :  locked false  
MIG: 00:52:00 : HDL Language: Verilog
MIG: 00:52:00 : compInfo: false
MIG: 00:52:00 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:52:00 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:52:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:52:00 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:52:00 : I am in catch area
MIG: 00:52:00 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:52:08 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:52:08 : Component_Name: SBD_mig_7series_0_0
MIG: 00:52:08 : Moving SBD_mig_7series_0_0 ...
MIG: 00:52:08 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:52:08 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 00:52:08 : Running implementation.xit
MIG: 00:52:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 00:52:08 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 00:52:08 : ################# RUNNING MIG BATCH ###################
MIG: 00:52:08 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 00:52:08 : synp_flow:  -- synthesis_mode: Other
MIG: 00:52:08 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 00:52:08 : vivado_mode: xpg_bd
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 1
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 : isPortInterface: 0
MIG: 00:52:08 :  locked false  
MIG: 00:52:08 : HDL Language: Verilog
MIG: 00:52:08 : compInfo: false
MIG: 00:52:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:52:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:52:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 00:52:08 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 00:52:08 : I am in catch area
MIG: 00:52:08 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 00:52:17 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 00:52:17 : Component_Name: SBD_mig_7series_0_0
MIG: 00:52:17 : Moving SBD_mig_7series_0_0 ...
MIG: 00:52:17 : Moving SBD_mig_7series_0_0.veo ...
MIG: 00:52:17 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 03:08:48 : ################# RUNNING MIG BATCH ###################
MIG: 03:08:48 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 03:08:48 : synp_flow:  -- synthesis_mode: Other
MIG: 03:08:48 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 03:08:48 : vivado_mode: xpg_bd
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 1
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 : isPortInterface: 0
MIG: 03:08:48 :  locked false  
MIG: 03:08:48 : HDL Language: Verilog
MIG: 03:08:48 : compInfo: false
MIG: 03:08:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 03:08:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 03:08:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 03:08:48 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 03:08:48 : I am in catch area
MIG: 03:08:48 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 03:08:56 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 03:08:56 : Component_Name: SBD_mig_7series_0_0
MIG: 03:08:56 : Moving SBD_mig_7series_0_0 ...
MIG: 03:08:56 : Moving SBD_mig_7series_0_0.veo ...
MIG: 03:08:56 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 03:08:57 : Running synthesis.xit
MIG: 03:08:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 03:08:57 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 03:08:57 : ################# RUNNING MIG BATCH ###################
MIG: 03:08:57 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 03:08:57 : synp_flow:  -- synthesis_mode: Other
MIG: 03:08:57 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 03:08:57 : vivado_mode: xpg_bd
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 1
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 : isPortInterface: 0
MIG: 03:08:57 :  locked false  
MIG: 03:08:57 : HDL Language: Verilog
MIG: 03:08:57 : compInfo: false
MIG: 03:08:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 03:08:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 03:08:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 03:08:57 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 03:08:57 : I am in catch area
MIG: 03:08:57 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 03:09:05 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 03:09:05 : Component_Name: SBD_mig_7series_0_0
MIG: 03:09:05 : Moving SBD_mig_7series_0_0 ...
MIG: 03:09:05 : Moving SBD_mig_7series_0_0.veo ...
MIG: 03:09:05 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 03:09:05 : Running vhdl_synth_rpr.xit
MIG: 03:09:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 03:09:05 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 03:09:05 : ################# RUNNING MIG BATCH ###################
MIG: 03:09:05 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 03:09:05 : synp_flow:  -- synthesis_mode: Other
MIG: 03:09:05 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 03:09:05 : vivado_mode: xpg_bd
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 1
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 : isPortInterface: 0
MIG: 03:09:05 :  locked false  
MIG: 03:09:05 : HDL Language: Verilog
MIG: 03:09:05 : compInfo: false
MIG: 03:09:05 : Vivado Options xc7a35ti csg324 -1l
MIG: 03:09:05 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 03:09:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 03:09:05 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 03:09:05 : I am in catch area
MIG: 03:09:05 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 03:09:13 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 03:09:13 : Component_Name: SBD_mig_7series_0_0
MIG: 03:09:13 : Moving SBD_mig_7series_0_0 ...
MIG: 03:09:13 : Moving SBD_mig_7series_0_0.veo ...
MIG: 03:09:13 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 03:09:13 : Running simulation.xit
MIG: 03:09:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 03:09:13 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 03:09:13 : ################# RUNNING MIG BATCH ###################
MIG: 03:09:13 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 03:09:13 : synp_flow:  -- synthesis_mode: Other
MIG: 03:09:13 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 03:09:13 : vivado_mode: xpg_bd
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 1
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 : isPortInterface: 0
MIG: 03:09:13 :  locked false  
MIG: 03:09:13 : HDL Language: Verilog
MIG: 03:09:13 : compInfo: false
MIG: 03:09:13 : Vivado Options xc7a35ti csg324 -1l
MIG: 03:09:13 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 03:09:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 03:09:13 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 03:09:13 : I am in catch area
MIG: 03:09:13 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 03:09:21 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 03:09:21 : Component_Name: SBD_mig_7series_0_0
MIG: 03:09:21 : Moving SBD_mig_7series_0_0 ...
MIG: 03:09:21 : Moving SBD_mig_7series_0_0.veo ...
MIG: 03:09:21 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 03:09:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 03:09:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 03:09:22 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 03:09:22 : ################# RUNNING MIG BATCH ###################
MIG: 03:09:22 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 03:09:22 : synp_flow:  -- synthesis_mode: Other
MIG: 03:09:22 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 03:09:22 : vivado_mode: xpg_bd
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 1
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 : isPortInterface: 0
MIG: 03:09:22 :  locked false  
MIG: 03:09:22 : HDL Language: Verilog
MIG: 03:09:22 : compInfo: false
MIG: 03:09:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 03:09:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 03:09:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 03:09:22 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 03:09:22 : I am in catch area
MIG: 03:09:22 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 03:09:30 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 03:09:30 : Component_Name: SBD_mig_7series_0_0
MIG: 03:09:30 : Moving SBD_mig_7series_0_0 ...
MIG: 03:09:30 : Moving SBD_mig_7series_0_0.veo ...
MIG: 03:09:30 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 03:09:30 : Running implementation.xit
MIG: 03:09:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 03:09:30 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 03:09:30 : ################# RUNNING MIG BATCH ###################
MIG: 03:09:30 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 03:09:30 : synp_flow:  -- synthesis_mode: Other
MIG: 03:09:30 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 03:09:30 : vivado_mode: xpg_bd
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 1
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 : isPortInterface: 0
MIG: 03:09:30 :  locked false  
MIG: 03:09:30 : HDL Language: Verilog
MIG: 03:09:30 : compInfo: false
MIG: 03:09:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 03:09:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 03:09:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 03:09:30 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 03:09:30 : I am in catch area
MIG: 03:09:30 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 03:09:38 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 03:09:38 : Component_Name: SBD_mig_7series_0_0
MIG: 03:09:38 : Moving SBD_mig_7series_0_0 ...
MIG: 03:09:38 : Moving SBD_mig_7series_0_0.veo ...
MIG: 03:09:38 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 14:45:36 : xml_input_file: board.prj
MIG: 14:45:36 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:45:36 : xml_input_file: board.prj
MIG: 14:45:36 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:45:36 : xml_input_file: board.prj
MIG: 14:45:36 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:54:59 : xml_input_file: board.prj
MIG: 14:54:59 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:54:59 : In updateAllModelParams
MIG: 14:54:59 : XGUI hdlLanguage: Verilog
MIG: 14:54:59 : xgui vivado_mode: xpg_bd
MIG: 14:54:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:54:59 : Unreadable D:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 14:54:59 : xml_input_file: board.prj
MIG: 14:54:59 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:56:59 : ################# RUNNING MIG BATCH ###################
MIG: 14:56:59 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 14:56:59 : synp_flow:  -- synthesis_mode: Other
MIG: 14:56:59 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 14:56:59 : vivado_mode: xpg_bd
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 1
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 : isPortInterface: 0
MIG: 14:56:59 :  locked false  
MIG: 14:56:59 : HDL Language: Verilog
MIG: 14:56:59 : compInfo: false
MIG: 14:56:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:56:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:56:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:56:59 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:56:59 : I am in catch area
MIG: 14:56:59 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:10 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:57:10 : Component_Name: SBD_mig_7series_0_0
MIG: 14:57:10 : Moving SBD_mig_7series_0_0 ...
MIG: 14:57:10 : Moving SBD_mig_7series_0_0.veo ...
MIG: 14:57:10 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:10 : Running synthesis.xit
MIG: 14:57:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 14:57:10 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 14:57:10 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:10 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 14:57:10 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:10 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 14:57:10 : vivado_mode: xpg_bd
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 1
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 :  locked false  
MIG: 14:57:10 : HDL Language: Verilog
MIG: 14:57:10 : compInfo: false
MIG: 14:57:10 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:57:10 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:57:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:57:10 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:57:10 : I am in catch area
MIG: 14:57:10 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:21 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:57:21 : Component_Name: SBD_mig_7series_0_0
MIG: 14:57:21 : Moving SBD_mig_7series_0_0 ...
MIG: 14:57:21 : Moving SBD_mig_7series_0_0.veo ...
MIG: 14:57:21 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:21 : Running vhdl_synth_rpr.xit
MIG: 14:57:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 14:57:21 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 14:57:21 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:21 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 14:57:21 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:21 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 14:57:21 : vivado_mode: xpg_bd
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 1
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 : isPortInterface: 0
MIG: 14:57:21 :  locked false  
MIG: 14:57:21 : HDL Language: Verilog
MIG: 14:57:21 : compInfo: false
MIG: 14:57:21 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:57:21 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:57:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:57:21 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:57:21 : I am in catch area
MIG: 14:57:21 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:32 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:57:32 : Component_Name: SBD_mig_7series_0_0
MIG: 14:57:32 : Moving SBD_mig_7series_0_0 ...
MIG: 14:57:32 : Moving SBD_mig_7series_0_0.veo ...
MIG: 14:57:32 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:32 : Running simulation.xit
MIG: 14:57:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 14:57:32 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 14:57:32 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:32 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 14:57:32 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:32 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 14:57:32 : vivado_mode: xpg_bd
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 1
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 : isPortInterface: 0
MIG: 14:57:32 :  locked false  
MIG: 14:57:32 : HDL Language: Verilog
MIG: 14:57:32 : compInfo: false
MIG: 14:57:32 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:57:32 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:57:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:57:32 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:57:32 : I am in catch area
MIG: 14:57:32 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:43 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:57:43 : Component_Name: SBD_mig_7series_0_0
MIG: 14:57:43 : Moving SBD_mig_7series_0_0 ...
MIG: 14:57:43 : Moving SBD_mig_7series_0_0.veo ...
MIG: 14:57:43 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:57:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 14:57:43 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 14:57:43 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:43 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 14:57:43 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:43 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 14:57:43 : vivado_mode: xpg_bd
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 1
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 : isPortInterface: 0
MIG: 14:57:44 :  locked false  
MIG: 14:57:44 : HDL Language: Verilog
MIG: 14:57:44 : compInfo: false
MIG: 14:57:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:57:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:57:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:57:44 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:57:44 : I am in catch area
MIG: 14:57:44 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:54 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:57:54 : Component_Name: SBD_mig_7series_0_0
MIG: 14:57:54 : Moving SBD_mig_7series_0_0 ...
MIG: 14:57:54 : Moving SBD_mig_7series_0_0.veo ...
MIG: 14:57:54 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:54 : Running implementation.xit
MIG: 14:57:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 14:57:54 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 14:57:54 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:54 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 14:57:54 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:54 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 14:57:54 : vivado_mode: xpg_bd
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:54 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 1
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 : isPortInterface: 0
MIG: 14:57:55 :  locked false  
MIG: 14:57:55 : HDL Language: Verilog
MIG: 14:57:55 : compInfo: false
MIG: 14:57:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:57:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:57:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:57:55 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:57:55 : I am in catch area
MIG: 14:57:55 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 14:58:05 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 14:58:05 : Component_Name: SBD_mig_7series_0_0
MIG: 14:58:05 : Moving SBD_mig_7series_0_0 ...
MIG: 14:58:05 : Moving SBD_mig_7series_0_0.veo ...
MIG: 14:58:05 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:23:23 : ################# RUNNING MIG BATCH ###################
MIG: 21:23:23 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:23:23 : synp_flow:  -- synthesis_mode: Other
MIG: 21:23:23 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:23:23 : vivado_mode: xpg_bd
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 1
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 : isPortInterface: 0
MIG: 21:23:23 :  locked false  
MIG: 21:23:23 : HDL Language: Verilog
MIG: 21:23:23 : compInfo: false
MIG: 21:23:23 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:23:23 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:23:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:23:23 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:23:23 : I am in catch area
MIG: 21:23:23 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:23:34 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:23:34 : Component_Name: SBD_mig_7series_0_0
MIG: 21:23:34 : Moving SBD_mig_7series_0_0 ...
MIG: 21:23:34 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:23:34 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:23:34 : Running synthesis.xit
MIG: 21:23:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:23:34 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:23:34 : ################# RUNNING MIG BATCH ###################
MIG: 21:23:34 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:23:34 : synp_flow:  -- synthesis_mode: Other
MIG: 21:23:34 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:23:34 : vivado_mode: xpg_bd
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 1
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 : isPortInterface: 0
MIG: 21:23:34 :  locked false  
MIG: 21:23:34 : HDL Language: Verilog
MIG: 21:23:34 : compInfo: false
MIG: 21:23:34 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:23:34 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:23:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:23:34 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:23:34 : I am in catch area
MIG: 21:23:34 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:23:45 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:23:45 : Component_Name: SBD_mig_7series_0_0
MIG: 21:23:45 : Moving SBD_mig_7series_0_0 ...
MIG: 21:23:45 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:23:45 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:23:45 : Running vhdl_synth_rpr.xit
MIG: 21:23:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:23:45 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:23:45 : ################# RUNNING MIG BATCH ###################
MIG: 21:23:45 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:23:45 : synp_flow:  -- synthesis_mode: Other
MIG: 21:23:45 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:23:45 : vivado_mode: xpg_bd
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:45 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 1
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 : isPortInterface: 0
MIG: 21:23:46 :  locked false  
MIG: 21:23:46 : HDL Language: Verilog
MIG: 21:23:46 : compInfo: false
MIG: 21:23:46 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:23:46 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:23:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:23:46 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:23:46 : I am in catch area
MIG: 21:23:46 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:23:56 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:23:56 : Component_Name: SBD_mig_7series_0_0
MIG: 21:23:56 : Moving SBD_mig_7series_0_0 ...
MIG: 21:23:56 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:23:56 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:23:56 : Running simulation.xit
MIG: 21:23:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:23:56 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:23:56 : ################# RUNNING MIG BATCH ###################
MIG: 21:23:56 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:23:56 : synp_flow:  -- synthesis_mode: Other
MIG: 21:23:56 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:23:56 : vivado_mode: xpg_bd
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:56 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 1
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 : isPortInterface: 0
MIG: 21:23:57 :  locked false  
MIG: 21:23:57 : HDL Language: Verilog
MIG: 21:23:57 : compInfo: false
MIG: 21:23:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:23:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:23:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:23:57 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:23:57 : I am in catch area
MIG: 21:23:57 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:24:07 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:24:07 : Component_Name: SBD_mig_7series_0_0
MIG: 21:24:07 : Moving SBD_mig_7series_0_0 ...
MIG: 21:24:07 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:24:07 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:24:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:24:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:24:07 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:24:07 : ################# RUNNING MIG BATCH ###################
MIG: 21:24:07 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:24:07 : synp_flow:  -- synthesis_mode: Other
MIG: 21:24:07 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:24:07 : vivado_mode: xpg_bd
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 1
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 : isPortInterface: 0
MIG: 21:24:08 :  locked false  
MIG: 21:24:08 : HDL Language: Verilog
MIG: 21:24:08 : compInfo: false
MIG: 21:24:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:24:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:24:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:24:08 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:24:08 : I am in catch area
MIG: 21:24:08 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:24:18 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:24:18 : Component_Name: SBD_mig_7series_0_0
MIG: 21:24:18 : Moving SBD_mig_7series_0_0 ...
MIG: 21:24:18 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:24:18 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:24:18 : Running implementation.xit
MIG: 21:24:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:24:18 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:24:18 : ################# RUNNING MIG BATCH ###################
MIG: 21:24:18 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:24:18 : synp_flow:  -- synthesis_mode: Other
MIG: 21:24:18 : outputDirectory: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:24:18 : vivado_mode: xpg_bd
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:18 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 1
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 : isPortInterface: 0
MIG: 21:24:19 :  locked false  
MIG: 21:24:19 : HDL Language: Verilog
MIG: 21:24:19 : compInfo: false
MIG: 21:24:19 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:24:19 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:24:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:24:19 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:24:19 : I am in catch area
MIG: 21:24:19 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:24:29 : XML_INPUT_FILE: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:24:29 : Component_Name: SBD_mig_7series_0_0
MIG: 21:24:29 : Moving SBD_mig_7series_0_0 ...
MIG: 21:24:29 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:24:29 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:48:37 : xml_input_file: board.prj
MIG: 21:48:37 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:48:37 : xml_input_file: board.prj
MIG: 21:48:37 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:48:37 : xml_input_file: board.prj
MIG: 21:48:37 : Absolute path of xml_input_file: d:/viv2015.4_5/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 18:18:26 : xml_input_file: board.prj
MIG: 18:18:26 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 18:18:26 : xml_input_file: board.prj
MIG: 18:18:26 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 18:18:26 : xml_input_file: board.prj
MIG: 18:18:26 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 18:42:45 : xml_input_file: board.prj
MIG: 18:42:45 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 18:42:45 : xml_input_file: board.prj
MIG: 18:42:45 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 18:42:45 : xml_input_file: board.prj
MIG: 18:42:45 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:55:16 : xml_input_file: board.prj
MIG: 20:55:16 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:55:16 : In updateAllModelParams
MIG: 20:55:16 : XGUI hdlLanguage: Verilog
MIG: 20:55:16 : xgui vivado_mode: xpg_bd
MIG: 20:55:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:55:16 : Unreadable D:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 20:55:16 : xml_input_file: board.prj
MIG: 20:55:16 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:56:29 : ################# RUNNING MIG BATCH ###################
MIG: 20:56:30 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:56:30 : synp_flow:  -- synthesis_mode: Other
MIG: 20:56:30 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:56:30 : vivado_mode: xpg_bd
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 1
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 : isPortInterface: 0
MIG: 20:56:30 :  locked false  
MIG: 20:56:30 : HDL Language: Verilog
MIG: 20:56:30 : compInfo: false
MIG: 20:56:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:56:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:56:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:56:30 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:56:30 : I am in catch area
MIG: 20:56:30 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:56:38 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:56:38 : Component_Name: SBD_mig_7series_0_0
MIG: 20:56:38 : Moving SBD_mig_7series_0_0 ...
MIG: 20:56:38 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:56:38 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:56:38 : Running synthesis.xit
MIG: 20:56:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 20:56:38 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 20:56:38 : ################# RUNNING MIG BATCH ###################
MIG: 20:56:38 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:56:38 : synp_flow:  -- synthesis_mode: Other
MIG: 20:56:38 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:56:38 : vivado_mode: xpg_bd
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:38 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 1
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 : isPortInterface: 0
MIG: 20:56:39 :  locked false  
MIG: 20:56:39 : HDL Language: Verilog
MIG: 20:56:39 : compInfo: false
MIG: 20:56:39 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:56:39 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:56:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:56:39 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:56:39 : I am in catch area
MIG: 20:56:39 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:56:46 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:56:46 : Component_Name: SBD_mig_7series_0_0
MIG: 20:56:46 : Moving SBD_mig_7series_0_0 ...
MIG: 20:56:46 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:56:46 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:56:46 : Running vhdl_synth_rpr.xit
MIG: 20:56:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 20:56:46 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 20:56:47 : ################# RUNNING MIG BATCH ###################
MIG: 20:56:47 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:56:47 : synp_flow:  -- synthesis_mode: Other
MIG: 20:56:47 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:56:47 : vivado_mode: xpg_bd
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 1
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 : isPortInterface: 0
MIG: 20:56:47 :  locked false  
MIG: 20:56:47 : HDL Language: Verilog
MIG: 20:56:47 : compInfo: false
MIG: 20:56:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:56:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:56:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:56:47 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:56:47 : I am in catch area
MIG: 20:56:47 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:56:55 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:56:55 : Component_Name: SBD_mig_7series_0_0
MIG: 20:56:55 : Moving SBD_mig_7series_0_0 ...
MIG: 20:56:55 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:56:55 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:56:55 : Running simulation.xit
MIG: 20:56:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 20:56:55 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 20:56:55 : ################# RUNNING MIG BATCH ###################
MIG: 20:56:55 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:56:55 : synp_flow:  -- synthesis_mode: Other
MIG: 20:56:55 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:56:55 : vivado_mode: xpg_bd
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 1
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 : isPortInterface: 0
MIG: 20:56:55 :  locked false  
MIG: 20:56:55 : HDL Language: Verilog
MIG: 20:56:55 : compInfo: false
MIG: 20:56:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:56:56 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:56:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:56:56 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:56:56 : I am in catch area
MIG: 20:56:56 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:57:07 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:57:07 : Component_Name: SBD_mig_7series_0_0
MIG: 20:57:07 : Moving SBD_mig_7series_0_0 ...
MIG: 20:57:07 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:57:07 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:57:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:57:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 20:57:08 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 20:57:08 : ################# RUNNING MIG BATCH ###################
MIG: 20:57:08 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:57:08 : synp_flow:  -- synthesis_mode: Other
MIG: 20:57:08 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:57:08 : vivado_mode: xpg_bd
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 1
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 : isPortInterface: 0
MIG: 20:57:08 :  locked false  
MIG: 20:57:08 : HDL Language: Verilog
MIG: 20:57:08 : compInfo: false
MIG: 20:57:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:57:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:57:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:57:08 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:57:08 : I am in catch area
MIG: 20:57:08 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:57:19 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:57:19 : Component_Name: SBD_mig_7series_0_0
MIG: 20:57:19 : Moving SBD_mig_7series_0_0 ...
MIG: 20:57:19 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:57:19 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:57:20 : Running implementation.xit
MIG: 20:57:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 20:57:20 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 20:57:20 : ################# RUNNING MIG BATCH ###################
MIG: 20:57:20 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 20:57:20 : synp_flow:  -- synthesis_mode: Other
MIG: 20:57:20 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 20:57:20 : vivado_mode: xpg_bd
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 1
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 : isPortInterface: 0
MIG: 20:57:20 :  locked false  
MIG: 20:57:20 : HDL Language: Verilog
MIG: 20:57:20 : compInfo: false
MIG: 20:57:20 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:57:20 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:57:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 20:57:20 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:57:20 : I am in catch area
MIG: 20:57:20 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 20:57:30 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:57:30 : Component_Name: SBD_mig_7series_0_0
MIG: 20:57:30 : Moving SBD_mig_7series_0_0 ...
MIG: 20:57:30 : Moving SBD_mig_7series_0_0.veo ...
MIG: 20:57:30 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:45 : ################# RUNNING MIG BATCH ###################
MIG: 16:19:45 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:19:45 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:45 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:19:45 : vivado_mode: xpg_bd
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 1
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 : isPortInterface: 0
MIG: 16:19:45 :  locked false  
MIG: 16:19:45 : HDL Language: Verilog
MIG: 16:19:45 : compInfo: false
MIG: 16:19:45 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:19:45 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:19:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:19:45 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:19:45 : I am in catch area
MIG: 16:19:45 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:19:53 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:19:53 : Component_Name: SBD_mig_7series_0_0
MIG: 16:19:53 : Moving SBD_mig_7series_0_0 ...
MIG: 16:19:53 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:19:53 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:53 : Running synthesis.xit
MIG: 16:19:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:19:53 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:19:53 : ################# RUNNING MIG BATCH ###################
MIG: 16:19:53 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:19:53 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:53 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:19:53 : vivado_mode: xpg_bd
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 1
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 : isPortInterface: 0
MIG: 16:19:53 :  locked false  
MIG: 16:19:53 : HDL Language: Verilog
MIG: 16:19:53 : compInfo: false
MIG: 16:19:53 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:19:53 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:19:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:19:53 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:19:53 : I am in catch area
MIG: 16:19:53 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:00 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:20:00 : Component_Name: SBD_mig_7series_0_0
MIG: 16:20:01 : Moving SBD_mig_7series_0_0 ...
MIG: 16:20:01 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:20:01 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:01 : Running vhdl_synth_rpr.xit
MIG: 16:20:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:20:01 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:20:01 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:01 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:20:01 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:01 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:20:01 : vivado_mode: xpg_bd
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 1
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 : isPortInterface: 0
MIG: 16:20:01 :  locked false  
MIG: 16:20:01 : HDL Language: Verilog
MIG: 16:20:01 : compInfo: false
MIG: 16:20:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:20:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:20:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:20:01 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:20:01 : I am in catch area
MIG: 16:20:01 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:08 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:20:08 : Component_Name: SBD_mig_7series_0_0
MIG: 16:20:08 : Moving SBD_mig_7series_0_0 ...
MIG: 16:20:08 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:20:08 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:09 : Running simulation.xit
MIG: 16:20:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:20:09 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:20:09 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:09 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:20:09 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:09 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:20:09 : vivado_mode: xpg_bd
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 1
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 : isPortInterface: 0
MIG: 16:20:09 :  locked false  
MIG: 16:20:09 : HDL Language: Verilog
MIG: 16:20:09 : compInfo: false
MIG: 16:20:09 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:20:09 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:20:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:20:09 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:20:09 : I am in catch area
MIG: 16:20:09 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:16 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:20:16 : Component_Name: SBD_mig_7series_0_0
MIG: 16:20:16 : Moving SBD_mig_7series_0_0 ...
MIG: 16:20:16 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:20:16 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:20:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:20:17 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:20:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:17 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:20:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:17 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:20:17 : vivado_mode: xpg_bd
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 1
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 : isPortInterface: 0
MIG: 16:20:17 :  locked false  
MIG: 16:20:17 : HDL Language: Verilog
MIG: 16:20:17 : compInfo: false
MIG: 16:20:17 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:20:17 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:20:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:20:17 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:20:17 : I am in catch area
MIG: 16:20:17 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:24 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:20:24 : Component_Name: SBD_mig_7series_0_0
MIG: 16:20:24 : Moving SBD_mig_7series_0_0 ...
MIG: 16:20:24 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:20:24 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:24 : Running implementation.xit
MIG: 16:20:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 16:20:24 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 16:20:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:24 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 16:20:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:24 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 16:20:24 : vivado_mode: xpg_bd
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:24 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 1
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 : isPortInterface: 0
MIG: 16:20:25 :  locked false  
MIG: 16:20:25 : HDL Language: Verilog
MIG: 16:20:25 : compInfo: false
MIG: 16:20:25 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:20:25 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:20:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:20:25 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:20:25 : I am in catch area
MIG: 16:20:25 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:32 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 16:20:32 : Component_Name: SBD_mig_7series_0_0
MIG: 16:20:32 : Moving SBD_mig_7series_0_0 ...
MIG: 16:20:32 : Moving SBD_mig_7series_0_0.veo ...
MIG: 16:20:32 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 20:09:50 : xml_input_file: board.prj
MIG: 20:09:50 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:09:50 : xml_input_file: board.prj
MIG: 20:09:50 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 20:09:50 : xml_input_file: board.prj
MIG: 20:09:50 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:20:19 : xml_input_file: board.prj
MIG: 21:20:19 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:20:19 : In updateAllModelParams
MIG: 21:20:19 : XGUI hdlLanguage: Verilog
MIG: 21:20:19 : xgui vivado_mode: xpg_bd
MIG: 21:20:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:20:19 : Unreadable D:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 21:20:19 : xml_input_file: board.prj
MIG: 21:20:19 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:20:27 : ################# RUNNING MIG BATCH ###################
MIG: 21:20:27 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:20:27 : synp_flow:  -- synthesis_mode: Other
MIG: 21:20:27 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:20:27 : vivado_mode: xpg_bd
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 1
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 : isPortInterface: 0
MIG: 21:20:27 :  locked false  
MIG: 21:20:27 : HDL Language: Verilog
MIG: 21:20:27 : compInfo: false
MIG: 21:20:27 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:20:27 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:20:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:20:27 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:20:27 : I am in catch area
MIG: 21:20:27 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:20:34 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:20:34 : Component_Name: SBD_mig_7series_0_0
MIG: 21:20:34 : Moving SBD_mig_7series_0_0 ...
MIG: 21:20:34 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:20:34 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:20:35 : Running synthesis.xit
MIG: 21:20:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:20:35 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:20:35 : ################# RUNNING MIG BATCH ###################
MIG: 21:20:35 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:20:35 : synp_flow:  -- synthesis_mode: Other
MIG: 21:20:35 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:20:35 : vivado_mode: xpg_bd
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 1
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 : isPortInterface: 0
MIG: 21:20:35 :  locked false  
MIG: 21:20:35 : HDL Language: Verilog
MIG: 21:20:35 : compInfo: false
MIG: 21:20:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:20:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:20:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:20:35 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:20:35 : I am in catch area
MIG: 21:20:35 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:20:42 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:20:42 : Component_Name: SBD_mig_7series_0_0
MIG: 21:20:42 : Moving SBD_mig_7series_0_0 ...
MIG: 21:20:42 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:20:42 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:20:42 : Running vhdl_synth_rpr.xit
MIG: 21:20:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:20:43 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:20:43 : ################# RUNNING MIG BATCH ###################
MIG: 21:20:43 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:20:43 : synp_flow:  -- synthesis_mode: Other
MIG: 21:20:43 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:20:43 : vivado_mode: xpg_bd
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 1
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 :  locked false  
MIG: 21:20:43 : HDL Language: Verilog
MIG: 21:20:43 : compInfo: false
MIG: 21:20:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:20:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:20:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:20:43 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:20:43 : I am in catch area
MIG: 21:20:43 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:20:50 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:20:50 : Component_Name: SBD_mig_7series_0_0
MIG: 21:20:50 : Moving SBD_mig_7series_0_0 ...
MIG: 21:20:50 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:20:50 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:20:50 : Running simulation.xit
MIG: 21:20:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:20:50 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:20:50 : ################# RUNNING MIG BATCH ###################
MIG: 21:20:50 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:20:50 : synp_flow:  -- synthesis_mode: Other
MIG: 21:20:50 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:20:50 : vivado_mode: xpg_bd
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:50 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 1
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 : isPortInterface: 0
MIG: 21:20:51 :  locked false  
MIG: 21:20:51 : HDL Language: Verilog
MIG: 21:20:51 : compInfo: false
MIG: 21:20:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:20:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:20:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:20:51 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:20:51 : I am in catch area
MIG: 21:20:51 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:20:58 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:20:58 : Component_Name: SBD_mig_7series_0_0
MIG: 21:20:58 : Moving SBD_mig_7series_0_0 ...
MIG: 21:20:58 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:20:58 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:20:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:20:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:20:58 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:20:58 : ################# RUNNING MIG BATCH ###################
MIG: 21:20:58 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:20:58 : synp_flow:  -- synthesis_mode: Other
MIG: 21:20:58 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:20:58 : vivado_mode: xpg_bd
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:58 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 1
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 : isPortInterface: 0
MIG: 21:20:59 :  locked false  
MIG: 21:20:59 : HDL Language: Verilog
MIG: 21:20:59 : compInfo: false
MIG: 21:20:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:20:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:20:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:20:59 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:20:59 : I am in catch area
MIG: 21:20:59 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:21:06 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:21:06 : Component_Name: SBD_mig_7series_0_0
MIG: 21:21:06 : Moving SBD_mig_7series_0_0 ...
MIG: 21:21:06 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:21:06 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 21:21:06 : Running implementation.xit
MIG: 21:21:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 21:21:06 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 21:21:06 : ################# RUNNING MIG BATCH ###################
MIG: 21:21:06 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 21:21:06 : synp_flow:  -- synthesis_mode: Other
MIG: 21:21:06 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 21:21:06 : vivado_mode: xpg_bd
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 1
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 : isPortInterface: 0
MIG: 21:21:06 :  locked false  
MIG: 21:21:06 : HDL Language: Verilog
MIG: 21:21:06 : compInfo: false
MIG: 21:21:06 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:21:06 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:21:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 21:21:06 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 21:21:06 : I am in catch area
MIG: 21:21:06 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 21:21:14 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 21:21:14 : Component_Name: SBD_mig_7series_0_0
MIG: 21:21:14 : Moving SBD_mig_7series_0_0 ...
MIG: 21:21:14 : Moving SBD_mig_7series_0_0.veo ...
MIG: 21:21:14 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:37 : xml_input_file: board.prj
MIG: 11:59:37 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 11:59:37 : xml_input_file: board.prj
MIG: 11:59:37 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 11:59:37 : xml_input_file: board.prj
MIG: 11:59:37 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:00:07 : xml_input_file: board.prj
MIG: 12:00:07 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:00:07 : In updateAllModelParams
MIG: 12:00:07 : XGUI hdlLanguage: Verilog
MIG: 12:00:07 : xgui vivado_mode: xpg_bd
MIG: 12:00:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:00:07 : Unreadable D:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/SBD_mig_7series_0_0/user_design/rtl/SBD_mig_7series_0_0_mig.v ...
MIG: 12:00:07 : xml_input_file: board.prj
MIG: 12:00:07 : Absolute path of xml_input_file: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:00:15 : ################# RUNNING MIG BATCH ###################
MIG: 12:00:15 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 12:00:15 : synp_flow:  -- synthesis_mode: Other
MIG: 12:00:15 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 12:00:15 : vivado_mode: xpg_bd
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 1
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 : isPortInterface: 0
MIG: 12:00:15 :  locked false  
MIG: 12:00:15 : HDL Language: Verilog
MIG: 12:00:15 : compInfo: false
MIG: 12:00:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:00:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:00:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 12:00:15 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:00:15 : I am in catch area
MIG: 12:00:15 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 12:00:24 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:00:24 : Component_Name: SBD_mig_7series_0_0
MIG: 12:00:24 : Moving SBD_mig_7series_0_0 ...
MIG: 12:00:24 : Moving SBD_mig_7series_0_0.veo ...
MIG: 12:00:24 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 12:00:24 : Running synthesis.xit
MIG: 12:00:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 12:00:24 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 12:00:24 : ################# RUNNING MIG BATCH ###################
MIG: 12:00:24 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 12:00:24 : synp_flow:  -- synthesis_mode: Other
MIG: 12:00:24 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 12:00:24 : vivado_mode: xpg_bd
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 1
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 : isPortInterface: 0
MIG: 12:00:24 :  locked false  
MIG: 12:00:24 : HDL Language: Verilog
MIG: 12:00:24 : compInfo: false
MIG: 12:00:24 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:00:24 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:00:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 12:00:24 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:00:24 : I am in catch area
MIG: 12:00:24 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 12:00:32 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:00:32 : Component_Name: SBD_mig_7series_0_0
MIG: 12:00:32 : Moving SBD_mig_7series_0_0 ...
MIG: 12:00:32 : Moving SBD_mig_7series_0_0.veo ...
MIG: 12:00:32 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 12:00:32 : Running vhdl_synth_rpr.xit
MIG: 12:00:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 12:00:32 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 12:00:32 : ################# RUNNING MIG BATCH ###################
MIG: 12:00:32 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 12:00:32 : synp_flow:  -- synthesis_mode: Other
MIG: 12:00:32 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 12:00:32 : vivado_mode: xpg_bd
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 1
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 : isPortInterface: 0
MIG: 12:00:32 :  locked false  
MIG: 12:00:32 : HDL Language: Verilog
MIG: 12:00:32 : compInfo: false
MIG: 12:00:32 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:00:32 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:00:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 12:00:32 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:00:32 : I am in catch area
MIG: 12:00:32 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 12:00:40 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:00:40 : Component_Name: SBD_mig_7series_0_0
MIG: 12:00:40 : Moving SBD_mig_7series_0_0 ...
MIG: 12:00:40 : Moving SBD_mig_7series_0_0.veo ...
MIG: 12:00:40 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 12:00:40 : Running simulation.xit
MIG: 12:00:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 12:00:40 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 12:00:40 : ################# RUNNING MIG BATCH ###################
MIG: 12:00:40 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 12:00:40 : synp_flow:  -- synthesis_mode: Other
MIG: 12:00:40 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 12:00:40 : vivado_mode: xpg_bd
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 1
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 : isPortInterface: 0
MIG: 12:00:40 :  locked false  
MIG: 12:00:40 : HDL Language: Verilog
MIG: 12:00:40 : compInfo: false
MIG: 12:00:40 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:00:40 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:00:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 12:00:40 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:00:40 : I am in catch area
MIG: 12:00:40 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 12:00:48 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:00:48 : Component_Name: SBD_mig_7series_0_0
MIG: 12:00:48 : Moving SBD_mig_7series_0_0 ...
MIG: 12:00:48 : Moving SBD_mig_7series_0_0.veo ...
MIG: 12:00:48 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 12:00:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:00:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 12:00:49 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 12:00:49 : ################# RUNNING MIG BATCH ###################
MIG: 12:00:49 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 12:00:49 : synp_flow:  -- synthesis_mode: Other
MIG: 12:00:49 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 12:00:49 : vivado_mode: xpg_bd
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 1
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 : isPortInterface: 0
MIG: 12:00:49 :  locked false  
MIG: 12:00:49 : HDL Language: Verilog
MIG: 12:00:49 : compInfo: false
MIG: 12:00:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:00:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:00:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 12:00:49 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:00:49 : I am in catch area
MIG: 12:00:49 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 12:00:56 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:00:56 : Component_Name: SBD_mig_7series_0_0
MIG: 12:00:56 : Moving SBD_mig_7series_0_0 ...
MIG: 12:00:56 : Moving SBD_mig_7series_0_0.veo ...
MIG: 12:00:56 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
MIG: 12:00:57 : Running implementation.xit
MIG: 12:00:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>SBD_mig_7series_0_0</ModuleName> 
MIG: 12:00:57 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 12:00:57 : ################# RUNNING MIG BATCH ###################
MIG: 12:00:57 : Writing IN file for 'SBD_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0
MIG: 12:00:57 : synp_flow:  -- synthesis_mode: Other
MIG: 12:00:57 : outputDirectory: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/_tmp/
MIG: 12:00:57 : vivado_mode: xpg_bd
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 1
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 : isPortInterface: 0
MIG: 12:00:57 :  locked false  
MIG: 12:00:57 : HDL Language: Verilog
MIG: 12:00:57 : compInfo: false
MIG: 12:00:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:00:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:00:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 12:00:57 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:00:57 : I am in catch area
MIG: 12:00:57 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/xil_txt.out ... 
MIG: 12:01:05 : XML_INPUT_FILE: d:/Arty/SD/SD.srcs/sources_1/bd/SBD/ip/SBD_mig_7series_0_0/board.prj
MIG: 12:01:05 : Component_Name: SBD_mig_7series_0_0
MIG: 12:01:05 : Moving SBD_mig_7series_0_0 ...
MIG: 12:01:05 : Moving SBD_mig_7series_0_0.veo ...
MIG: 12:01:05 : Moving SBD_mig_7series_0_0_xmdf.tcl ...
