

================================================================
== Vitis HLS Report for 'process_r'
================================================================
* Date:           Tue Mar  2 22:35:41 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_acc
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1297|     1297|  12.970 us|  12.970 us|  1297|  1297|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INDATA_LOAD_VITIS_LOOP_32_1_VITIS_LOOP_34_2  |     1024|     1024|         2|          1|          1|  1024|       yes|
        |- WDATA_LOAD_VITIS_LOOP_55_2_VITIS_LOOP_57_3   |      257|      257|         3|          1|          1|   256|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     207|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     234|    -|
|Register         |        -|     -|     110|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     110|     441|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_447_p2                 |         +|   0|  0|  18|          11|           1|
    |add_ln51_1_fu_459_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln51_fu_471_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln53_1_fu_639_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln53_fu_545_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln55_fu_619_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln57_fu_613_p2                 |         +|   0|  0|  10|           3|           1|
    |and_ln51_1_fu_539_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_527_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln53_fu_575_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_453_p2                |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln51_fu_465_p2                |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln53_fu_477_p2                |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln55_fu_533_p2                |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln57_fu_521_p2                |      icmp|   0|  0|   9|           3|           4|
    |or_ln53_fu_569_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln55_1_fu_625_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln55_2_fu_595_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_589_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln51_1_fu_491_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln51_2_fu_507_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln51_fu_483_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln53_1_fu_581_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln53_2_fu_645_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln53_fu_555_p3              |    select|   0|  0|   2|           1|           2|
    |select_ln55_1_fu_631_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln55_fu_601_p3              |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln51_fu_515_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_fu_563_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 207|         105|          78|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |In_ddr_blk_n_AR                 |   9|          2|    1|          2|
    |In_ddr_blk_n_R                  |   9|          2|    1|          2|
    |L_chi_reg_414                   |   9|          2|    3|          6|
    |L_cho_reg_392                   |   9|          2|    3|          6|
    |L_kr_reg_436                    |   9|          2|    3|          6|
    |W_ddr_blk_n_AR                  |   9|          2|    1|          2|
    |W_ddr_blk_n_R                   |   9|          2|    1|          2|
    |ap_NS_fsm                       |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1         |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |  14|          3|    1|          3|
    |ap_phi_mux_L_cho_phi_fu_396_p4  |   9|          2|    3|          6|
    |indvar_flatten11_reg_370        |   9|          2|   11|         22|
    |indvar_flatten19_reg_425        |   9|          2|    6|         12|
    |indvar_flatten31_reg_403        |   9|          2|    8|         16|
    |indvar_flatten53_reg_381        |   9|          2|    9|         18|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 234|         50|   54|        126|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |L_chi_reg_414                    |   3|   0|    3|          0|
    |L_cho_reg_392                    |   3|   0|    3|          0|
    |L_kr_reg_436                     |   3|   0|    3|          0|
    |ap_CS_fsm                        |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |bitcast_ln59_reg_721             |  32|   0|   32|          0|
    |icmp_ln30_reg_685                |   1|   0|    1|          0|
    |icmp_ln51_reg_694                |   1|   0|    1|          0|
    |icmp_ln51_reg_694_pp1_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten11_reg_370         |  11|   0|   11|          0|
    |indvar_flatten19_reg_425         |   6|   0|    6|          0|
    |indvar_flatten31_reg_403         |   8|   0|    8|          0|
    |indvar_flatten53_reg_381         |   9|   0|    9|          0|
    |select_ln51_1_reg_698            |   3|   0|    3|          0|
    |select_ln53_reg_707              |   2|   0|    2|          0|
    |select_ln55_reg_716              |   3|   0|    3|          0|
    |trunc_ln51_reg_703               |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 110|   0|  110|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       process|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       process|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       process|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       process|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       process|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       process|  return value|
|m_axi_In_ddr_AWVALID   |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWREADY   |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWADDR    |  out|   64|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWID      |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWLEN     |  out|   32|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWSIZE    |  out|    3|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWBURST   |  out|    2|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWLOCK    |  out|    2|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWCACHE   |  out|    4|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWPROT    |  out|    3|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWQOS     |  out|    4|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWREGION  |  out|    4|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_AWUSER    |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_WVALID    |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_WREADY    |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_WDATA     |  out|   32|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_WSTRB     |  out|    4|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_WLAST     |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_WID       |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_WUSER     |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARVALID   |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARREADY   |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARADDR    |  out|   64|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARID      |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARLEN     |  out|   32|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARSIZE    |  out|    3|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARBURST   |  out|    2|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARLOCK    |  out|    2|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARCACHE   |  out|    4|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARPROT    |  out|    3|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARQOS     |  out|    4|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARREGION  |  out|    4|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_ARUSER    |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_RVALID    |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_RREADY    |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_RDATA     |   in|   32|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_RLAST     |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_RID       |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_RUSER     |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_RRESP     |   in|    2|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_BVALID    |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_BREADY    |  out|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_BRESP     |   in|    2|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_BID       |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_In_ddr_BUSER     |   in|    1|       m_axi|        In_ddr|       pointer|
|m_axi_W_ddr_AWVALID    |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWREADY    |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWADDR     |  out|   64|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWID       |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWLEN      |  out|   32|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWSIZE     |  out|    3|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWBURST    |  out|    2|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWLOCK     |  out|    2|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWCACHE    |  out|    4|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWPROT     |  out|    3|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWQOS      |  out|    4|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWREGION   |  out|    4|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_AWUSER     |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_WVALID     |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_WREADY     |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_WDATA      |  out|   32|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_WSTRB      |  out|    4|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_WLAST      |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_WID        |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_WUSER      |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARVALID    |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARREADY    |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARADDR     |  out|   64|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARID       |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARLEN      |  out|   32|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARSIZE     |  out|    3|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARBURST    |  out|    2|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARLOCK     |  out|    2|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARCACHE    |  out|    4|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARPROT     |  out|    3|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARQOS      |  out|    4|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARREGION   |  out|    4|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_ARUSER     |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_RVALID     |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_RREADY     |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_RDATA      |   in|   32|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_RLAST      |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_RID        |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_RUSER      |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_RRESP      |   in|    2|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_BVALID     |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_BREADY     |  out|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_BRESP      |   in|    2|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_BID        |   in|    1|       m_axi|         W_ddr|       pointer|
|m_axi_W_ddr_BUSER      |   in|    1|       m_axi|         W_ddr|       pointer|
|w_0_address0           |  out|    4|   ap_memory|           w_0|         array|
|w_0_ce0                |  out|    1|   ap_memory|           w_0|         array|
|w_0_we0                |  out|    1|   ap_memory|           w_0|         array|
|w_0_d0                 |  out|   32|   ap_memory|           w_0|         array|
|w_01_address0          |  out|    4|   ap_memory|          w_01|         array|
|w_01_ce0               |  out|    1|   ap_memory|          w_01|         array|
|w_01_we0               |  out|    1|   ap_memory|          w_01|         array|
|w_01_d0                |  out|   32|   ap_memory|          w_01|         array|
|w_02_address0          |  out|    4|   ap_memory|          w_02|         array|
|w_02_ce0               |  out|    1|   ap_memory|          w_02|         array|
|w_02_we0               |  out|    1|   ap_memory|          w_02|         array|
|w_02_d0                |  out|   32|   ap_memory|          w_02|         array|
|w_03_address0          |  out|    4|   ap_memory|          w_03|         array|
|w_03_ce0               |  out|    1|   ap_memory|          w_03|         array|
|w_03_we0               |  out|    1|   ap_memory|          w_03|         array|
|w_03_d0                |  out|   32|   ap_memory|          w_03|         array|
|w_014_address0         |  out|    4|   ap_memory|         w_014|         array|
|w_014_ce0              |  out|    1|   ap_memory|         w_014|         array|
|w_014_we0              |  out|    1|   ap_memory|         w_014|         array|
|w_014_d0               |  out|   32|   ap_memory|         w_014|         array|
|w_015_address0         |  out|    4|   ap_memory|         w_015|         array|
|w_015_ce0              |  out|    1|   ap_memory|         w_015|         array|
|w_015_we0              |  out|    1|   ap_memory|         w_015|         array|
|w_015_d0               |  out|   32|   ap_memory|         w_015|         array|
|w_016_address0         |  out|    4|   ap_memory|         w_016|         array|
|w_016_ce0              |  out|    1|   ap_memory|         w_016|         array|
|w_016_we0              |  out|    1|   ap_memory|         w_016|         array|
|w_016_d0               |  out|   32|   ap_memory|         w_016|         array|
|w_017_address0         |  out|    4|   ap_memory|         w_017|         array|
|w_017_ce0              |  out|    1|   ap_memory|         w_017|         array|
|w_017_we0              |  out|    1|   ap_memory|         w_017|         array|
|w_017_d0               |  out|   32|   ap_memory|         w_017|         array|
|w_028_address0         |  out|    4|   ap_memory|         w_028|         array|
|w_028_ce0              |  out|    1|   ap_memory|         w_028|         array|
|w_028_we0              |  out|    1|   ap_memory|         w_028|         array|
|w_028_d0               |  out|   32|   ap_memory|         w_028|         array|
|w_029_address0         |  out|    4|   ap_memory|         w_029|         array|
|w_029_ce0              |  out|    1|   ap_memory|         w_029|         array|
|w_029_we0              |  out|    1|   ap_memory|         w_029|         array|
|w_029_d0               |  out|   32|   ap_memory|         w_029|         array|
|w_0210_address0        |  out|    4|   ap_memory|        w_0210|         array|
|w_0210_ce0             |  out|    1|   ap_memory|        w_0210|         array|
|w_0210_we0             |  out|    1|   ap_memory|        w_0210|         array|
|w_0210_d0              |  out|   32|   ap_memory|        w_0210|         array|
|w_0211_address0        |  out|    4|   ap_memory|        w_0211|         array|
|w_0211_ce0             |  out|    1|   ap_memory|        w_0211|         array|
|w_0211_we0             |  out|    1|   ap_memory|        w_0211|         array|
|w_0211_d0              |  out|   32|   ap_memory|        w_0211|         array|
|w_0312_address0        |  out|    4|   ap_memory|        w_0312|         array|
|w_0312_ce0             |  out|    1|   ap_memory|        w_0312|         array|
|w_0312_we0             |  out|    1|   ap_memory|        w_0312|         array|
|w_0312_d0              |  out|   32|   ap_memory|        w_0312|         array|
|w_0313_address0        |  out|    4|   ap_memory|        w_0313|         array|
|w_0313_ce0             |  out|    1|   ap_memory|        w_0313|         array|
|w_0313_we0             |  out|    1|   ap_memory|        w_0313|         array|
|w_0313_d0              |  out|   32|   ap_memory|        w_0313|         array|
|w_0314_address0        |  out|    4|   ap_memory|        w_0314|         array|
|w_0314_ce0             |  out|    1|   ap_memory|        w_0314|         array|
|w_0314_we0             |  out|    1|   ap_memory|        w_0314|         array|
|w_0314_d0              |  out|   32|   ap_memory|        w_0314|         array|
|w_0315_address0        |  out|    4|   ap_memory|        w_0315|         array|
|w_0315_ce0             |  out|    1|   ap_memory|        w_0315|         array|
|w_0315_we0             |  out|    1|   ap_memory|        w_0315|         array|
|w_0315_d0              |  out|   32|   ap_memory|        w_0315|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
  Pipeline-1 : II = 1, D = 3, States = { 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 17 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 21 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 22 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 23 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 24 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 25 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 26 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %In_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_5, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln30 = br void" [source/conv_acc3t.cpp:30]   --->   Operation 30 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 0.94>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i11 0, void, i11 %add_ln30, void %.split15" [source/conv_acc3t.cpp:30]   --->   Operation 31 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln30 = add i11 %indvar_flatten11, i11 1" [source/conv_acc3t.cpp:30]   --->   Operation 32 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.94ns)   --->   "%icmp_ln30 = icmp_eq  i11 %indvar_flatten11, i11 1024" [source/conv_acc3t.cpp:30]   --->   Operation 34 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split15, void %_Z7load_inPfPA16_A16_fb.exit" [source/conv_acc3t.cpp:30]   --->   Operation 35 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INDATA_LOAD_VITIS_LOOP_32_1_VITIS_LOOP_34_2_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 37 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_34_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [source/conv_acc3t.cpp:34]   --->   Operation 41 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (7.30ns)   --->   "%In_ddr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %In_ddr" [source/conv_acc3t.cpp:36]   --->   Operation 42 'read' 'In_ddr_read' <Predicate = (!icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 44 [7/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 44 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 45 [6/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 45 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 46 [5/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 46 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 47 [4/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 47 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 48 [3/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 48 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 49 [2/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 49 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 50 [1/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 50 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 51 [1/1] (0.42ns)   --->   "%br_ln51 = br void" [source/conv_acc3t.cpp:51]   --->   Operation 51 'br' 'br_ln51' <Predicate = true> <Delay = 0.42>

State 17 <SV = 15> <Delay = 0.88>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i9 0, void %_Z7load_inPfPA16_A16_fb.exit, i9 %add_ln51_1, void %.split10" [source/conv_acc3t.cpp:51]   --->   Operation 52 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln51_1 = add i9 %indvar_flatten53, i9 1" [source/conv_acc3t.cpp:51]   --->   Operation 53 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln51 = icmp_eq  i9 %indvar_flatten53, i9 256" [source/conv_acc3t.cpp:51]   --->   Operation 54 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split9, void" [source/conv_acc3t.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%L_cho = phi i3 0, void %_Z7load_inPfPA16_A16_fb.exit, i3 %select_ln51_1, void %.split10" [source/conv_acc3t.cpp:51]   --->   Operation 56 'phi' 'L_cho' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i8 0, void %_Z7load_inPfPA16_A16_fb.exit, i8 %select_ln53_2, void %.split10" [source/conv_acc3t.cpp:53]   --->   Operation 57 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%L_chi = phi i3 0, void %_Z7load_inPfPA16_A16_fb.exit, i3 %select_ln53_1, void %.split10" [source/conv_acc3t.cpp:53]   --->   Operation 58 'phi' 'L_chi' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i6 0, void %_Z7load_inPfPA16_A16_fb.exit, i6 %select_ln55_1, void %.split10" [source/conv_acc3t.cpp:55]   --->   Operation 59 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%L_kr = phi i3 0, void %_Z7load_inPfPA16_A16_fb.exit, i3 %add_ln57, void %.split10" [source/conv_acc3t.cpp:57]   --->   Operation 60 'phi' 'L_kr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.67ns)   --->   "%add_ln51 = add i3 %L_cho, i3 1" [source/conv_acc3t.cpp:51]   --->   Operation 62 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 63 [1/1] (0.84ns)   --->   "%icmp_ln53 = icmp_eq  i8 %indvar_flatten31, i8 64" [source/conv_acc3t.cpp:53]   --->   Operation 63 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 64 [1/1] (0.20ns)   --->   "%select_ln51 = select i1 %icmp_ln53, i3 0, i3 %L_chi" [source/conv_acc3t.cpp:51]   --->   Operation 64 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 65 [1/1] (0.20ns)   --->   "%select_ln51_1 = select i1 %icmp_ln53, i3 %add_ln51, i3 %L_cho" [source/conv_acc3t.cpp:51]   --->   Operation 65 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i3 %select_ln51_1" [source/conv_acc3t.cpp:51]   --->   Operation 66 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%trunc_ln59 = trunc i3 %L_chi" [source/conv_acc3t.cpp:59]   --->   Operation 67 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%select_ln51_2 = select i1 %icmp_ln53, i2 0, i2 %trunc_ln59" [source/conv_acc3t.cpp:51]   --->   Operation 68 'select' 'select_ln51_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 69 [1/1] (0.28ns)   --->   "%xor_ln51 = xor i1 %icmp_ln53, i1 1" [source/conv_acc3t.cpp:51]   --->   Operation 69 'xor' 'xor_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 70 [1/1] (0.58ns)   --->   "%icmp_ln57 = icmp_eq  i3 %L_kr, i3 4" [source/conv_acc3t.cpp:57]   --->   Operation 70 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%and_ln51 = and i1 %icmp_ln57, i1 %xor_ln51" [source/conv_acc3t.cpp:51]   --->   Operation 71 'and' 'and_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 72 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i6 %indvar_flatten19, i6 16" [source/conv_acc3t.cpp:55]   --->   Operation 72 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 73 [1/1] (0.28ns)   --->   "%and_ln51_1 = and i1 %icmp_ln55, i1 %xor_ln51" [source/conv_acc3t.cpp:51]   --->   Operation 73 'and' 'and_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 74 [1/1] (0.67ns)   --->   "%add_ln53 = add i3 %select_ln51, i3 1" [source/conv_acc3t.cpp:53]   --->   Operation 74 'add' 'add_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%trunc_ln59_1 = trunc i3 %add_ln53" [source/conv_acc3t.cpp:59]   --->   Operation 75 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln53 = select i1 %and_ln51_1, i2 %trunc_ln59_1, i2 %select_ln51_2" [source/conv_acc3t.cpp:53]   --->   Operation 76 'select' 'select_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%xor_ln53 = xor i1 %icmp_ln55, i1 1" [source/conv_acc3t.cpp:53]   --->   Operation 77 'xor' 'xor_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%or_ln53 = or i1 %icmp_ln53, i1 %xor_ln53" [source/conv_acc3t.cpp:53]   --->   Operation 78 'or' 'or_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%and_ln53 = and i1 %and_ln51, i1 %or_ln53" [source/conv_acc3t.cpp:53]   --->   Operation 79 'and' 'and_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 80 [1/1] (0.20ns)   --->   "%select_ln53_1 = select i1 %and_ln51_1, i3 %add_ln53, i3 %select_ln51" [source/conv_acc3t.cpp:53]   --->   Operation 80 'select' 'select_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%or_ln55 = or i1 %and_ln53, i1 %and_ln51_1" [source/conv_acc3t.cpp:55]   --->   Operation 81 'or' 'or_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln55_2 = or i1 %or_ln55, i1 %icmp_ln53" [source/conv_acc3t.cpp:55]   --->   Operation 82 'or' 'or_ln55_2' <Predicate = (!icmp_ln51)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %or_ln55_2, i3 0, i3 %L_kr" [source/conv_acc3t.cpp:55]   --->   Operation 83 'select' 'select_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 84 [1/1] (7.30ns)   --->   "%W_ddr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %W_ddr" [source/conv_acc3t.cpp:59]   --->   Operation 84 'read' 'W_ddr_read' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %W_ddr_read" [source/conv_acc3t.cpp:59]   --->   Operation 85 'bitcast' 'bitcast_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %trunc_ln51, void %branch314, i2 0, void %branch011, i2 1, void %branch112, i2 2, void %branch213" [source/conv_acc3t.cpp:59]   --->   Operation 86 'switch' 'switch_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.72>
ST_18 : Operation 87 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %select_ln53, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [source/conv_acc3t.cpp:59]   --->   Operation 87 'switch' 'switch_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 2)> <Delay = 0.72>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split10" [source/conv_acc3t.cpp:59]   --->   Operation 88 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 2)> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %select_ln53, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [source/conv_acc3t.cpp:59]   --->   Operation 89 'switch' 'switch_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 1)> <Delay = 0.72>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split10" [source/conv_acc3t.cpp:59]   --->   Operation 90 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 1)> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %select_ln53, void %branch324, i2 0, void %branch021, i2 1, void %branch122, i2 2, void %branch223" [source/conv_acc3t.cpp:59]   --->   Operation 91 'switch' 'switch_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 0)> <Delay = 0.72>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split10" [source/conv_acc3t.cpp:59]   --->   Operation 92 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 0)> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %select_ln53, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [source/conv_acc3t.cpp:59]   --->   Operation 93 'switch' 'switch_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 3)> <Delay = 0.72>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split10" [source/conv_acc3t.cpp:59]   --->   Operation 94 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 3)> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.67ns)   --->   "%add_ln57 = add i3 %select_ln55, i3 1" [source/conv_acc3t.cpp:57]   --->   Operation 95 'add' 'add_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln55 = add i6 %indvar_flatten19, i6 1" [source/conv_acc3t.cpp:55]   --->   Operation 96 'add' 'add_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%or_ln55_1 = or i1 %and_ln51_1, i1 %icmp_ln53" [source/conv_acc3t.cpp:55]   --->   Operation 97 'or' 'or_ln55_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 98 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln55_1 = select i1 %or_ln55_1, i6 1, i6 %add_ln55" [source/conv_acc3t.cpp:55]   --->   Operation 98 'select' 'select_ln55_1' <Predicate = (!icmp_ln51)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 99 [1/1] (0.76ns)   --->   "%add_ln53_1 = add i8 %indvar_flatten31, i8 1" [source/conv_acc3t.cpp:53]   --->   Operation 99 'add' 'add_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 100 [1/1] (0.39ns)   --->   "%select_ln53_2 = select i1 %icmp_ln53, i8 1, i8 %add_ln53_1" [source/conv_acc3t.cpp:53]   --->   Operation 100 'select' 'select_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.67>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WDATA_LOAD_VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 103 'speclooptripcount' 'empty_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_1_VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln55, i2 0" [source/conv_acc3t.cpp:59]   --->   Operation 109 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %tmp" [source/conv_acc3t.cpp:59]   --->   Operation 110 'zext' 'zext_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%w_0_addr = getelementptr i32 %w_0, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 111 'getelementptr' 'w_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%w_01_addr = getelementptr i32 %w_01, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 112 'getelementptr' 'w_01_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%w_02_addr = getelementptr i32 %w_02, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 113 'getelementptr' 'w_02_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%w_03_addr = getelementptr i32 %w_03, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 114 'getelementptr' 'w_03_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%w_014_addr = getelementptr i32 %w_014, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 115 'getelementptr' 'w_014_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%w_015_addr = getelementptr i32 %w_015, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 116 'getelementptr' 'w_015_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%w_016_addr = getelementptr i32 %w_016, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 117 'getelementptr' 'w_016_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%w_017_addr = getelementptr i32 %w_017, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 118 'getelementptr' 'w_017_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%w_028_addr = getelementptr i32 %w_028, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 119 'getelementptr' 'w_028_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%w_029_addr = getelementptr i32 %w_029, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 120 'getelementptr' 'w_029_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%w_0210_addr = getelementptr i32 %w_0210, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 121 'getelementptr' 'w_0210_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%w_0211_addr = getelementptr i32 %w_0211, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 122 'getelementptr' 'w_0211_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%w_0312_addr = getelementptr i32 %w_0312, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 123 'getelementptr' 'w_0312_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%w_0313_addr = getelementptr i32 %w_0313, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 124 'getelementptr' 'w_0313_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%w_0314_addr = getelementptr i32 %w_0314, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 125 'getelementptr' 'w_0314_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%w_0315_addr = getelementptr i32 %w_0315, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 126 'getelementptr' 'w_0315_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [source/conv_acc3t.cpp:57]   --->   Operation 127 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0210_addr" [source/conv_acc3t.cpp:59]   --->   Operation 128 'store' 'store_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch21336" [source/conv_acc3t.cpp:59]   --->   Operation 129 'br' 'br_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 2)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_029_addr" [source/conv_acc3t.cpp:59]   --->   Operation 130 'store' 'store_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch21336" [source/conv_acc3t.cpp:59]   --->   Operation 131 'br' 'br_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 1)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_028_addr" [source/conv_acc3t.cpp:59]   --->   Operation 132 'store' 'store_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch21336" [source/conv_acc3t.cpp:59]   --->   Operation 133 'br' 'br_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 0)> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0211_addr" [source/conv_acc3t.cpp:59]   --->   Operation 134 'store' 'store_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch21336" [source/conv_acc3t.cpp:59]   --->   Operation 135 'br' 'br_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 3)> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_016_addr" [source/conv_acc3t.cpp:59]   --->   Operation 136 'store' 'store_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch11230" [source/conv_acc3t.cpp:59]   --->   Operation 137 'br' 'br_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 2)> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_015_addr" [source/conv_acc3t.cpp:59]   --->   Operation 138 'store' 'store_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch11230" [source/conv_acc3t.cpp:59]   --->   Operation 139 'br' 'br_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 1)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_014_addr" [source/conv_acc3t.cpp:59]   --->   Operation 140 'store' 'store_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch11230" [source/conv_acc3t.cpp:59]   --->   Operation 141 'br' 'br_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 0)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_017_addr" [source/conv_acc3t.cpp:59]   --->   Operation 142 'store' 'store_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch11230" [source/conv_acc3t.cpp:59]   --->   Operation 143 'br' 'br_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 3)> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_02_addr" [source/conv_acc3t.cpp:59]   --->   Operation 144 'store' 'store_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch01120" [source/conv_acc3t.cpp:59]   --->   Operation 145 'br' 'br_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 2)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_01_addr" [source/conv_acc3t.cpp:59]   --->   Operation 146 'store' 'store_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch01120" [source/conv_acc3t.cpp:59]   --->   Operation 147 'br' 'br_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 1)> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0_addr" [source/conv_acc3t.cpp:59]   --->   Operation 148 'store' 'store_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch01120" [source/conv_acc3t.cpp:59]   --->   Operation 149 'br' 'br_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 0)> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_03_addr" [source/conv_acc3t.cpp:59]   --->   Operation 150 'store' 'store_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch01120" [source/conv_acc3t.cpp:59]   --->   Operation 151 'br' 'br_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 3)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0314_addr" [source/conv_acc3t.cpp:59]   --->   Operation 152 'store' 'store_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch31442" [source/conv_acc3t.cpp:59]   --->   Operation 153 'br' 'br_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 2)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0313_addr" [source/conv_acc3t.cpp:59]   --->   Operation 154 'store' 'store_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch31442" [source/conv_acc3t.cpp:59]   --->   Operation 155 'br' 'br_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 1)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0312_addr" [source/conv_acc3t.cpp:59]   --->   Operation 156 'store' 'store_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch31442" [source/conv_acc3t.cpp:59]   --->   Operation 157 'br' 'br_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 0)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0315_addr" [source/conv_acc3t.cpp:59]   --->   Operation 158 'store' 'store_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch31442" [source/conv_acc3t.cpp:59]   --->   Operation 159 'br' 'br_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 3)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln145 = ret" [source/conv_acc3t.cpp:145]   --->   Operation 160 'ret' 'ret_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_014]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_015]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_016]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_028]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_029]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_0210]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_0211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_0312]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_0313]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_0314]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_0315]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000]
empty             (readreq          ) [ 000000000000000000000]
br_ln30           (br               ) [ 000000011100000000000]
indvar_flatten11  (phi              ) [ 000000001000000000000]
add_ln30          (add              ) [ 000000011100000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
icmp_ln30         (icmp             ) [ 000000001100000000000]
br_ln30           (br               ) [ 000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000]
empty_12          (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
specloopname_ln34 (specloopname     ) [ 000000000000000000000]
In_ddr_read       (read             ) [ 000000000000000000000]
br_ln0            (br               ) [ 000000011100000000000]
empty_13          (readreq          ) [ 000000000000000000000]
br_ln51           (br               ) [ 000000000000000011110]
indvar_flatten53  (phi              ) [ 000000000000000001010]
add_ln51_1        (add              ) [ 000000000000000011110]
icmp_ln51         (icmp             ) [ 000000000000000001110]
br_ln51           (br               ) [ 000000000000000000000]
L_cho             (phi              ) [ 000000000000000001110]
indvar_flatten31  (phi              ) [ 000000000000000001110]
L_chi             (phi              ) [ 000000000000000001110]
indvar_flatten19  (phi              ) [ 000000000000000001110]
L_kr              (phi              ) [ 000000000000000001110]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
add_ln51          (add              ) [ 000000000000000000000]
icmp_ln53         (icmp             ) [ 000000000000000000000]
select_ln51       (select           ) [ 000000000000000000000]
select_ln51_1     (select           ) [ 000000000000000011110]
trunc_ln51        (trunc            ) [ 000000000000000001110]
trunc_ln59        (trunc            ) [ 000000000000000000000]
select_ln51_2     (select           ) [ 000000000000000000000]
xor_ln51          (xor              ) [ 000000000000000000000]
icmp_ln57         (icmp             ) [ 000000000000000000000]
and_ln51          (and              ) [ 000000000000000000000]
icmp_ln55         (icmp             ) [ 000000000000000000000]
and_ln51_1        (and              ) [ 000000000000000000000]
add_ln53          (add              ) [ 000000000000000000000]
trunc_ln59_1      (trunc            ) [ 000000000000000000000]
select_ln53       (select           ) [ 000000000000000001010]
xor_ln53          (xor              ) [ 000000000000000000000]
or_ln53           (or               ) [ 000000000000000000000]
and_ln53          (and              ) [ 000000000000000000000]
select_ln53_1     (select           ) [ 000000000000000011110]
or_ln55           (or               ) [ 000000000000000000000]
or_ln55_2         (or               ) [ 000000000000000000000]
select_ln55       (select           ) [ 000000000000000001010]
W_ddr_read        (read             ) [ 000000000000000000000]
bitcast_ln59      (bitcast          ) [ 000000000000000001010]
switch_ln59       (switch           ) [ 000000000000000000000]
switch_ln59       (switch           ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
switch_ln59       (switch           ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
switch_ln59       (switch           ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
switch_ln59       (switch           ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
add_ln57          (add              ) [ 000000000000000011110]
add_ln55          (add              ) [ 000000000000000000000]
or_ln55_1         (or               ) [ 000000000000000000000]
select_ln55_1     (select           ) [ 000000000000000011110]
add_ln53_1        (add              ) [ 000000000000000000000]
select_ln53_2     (select           ) [ 000000000000000011110]
br_ln0            (br               ) [ 000000000000000011110]
specloopname_ln0  (specloopname     ) [ 000000000000000000000]
empty_14          (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000]
tmp               (bitconcatenate   ) [ 000000000000000000000]
zext_ln59         (zext             ) [ 000000000000000000000]
w_0_addr          (getelementptr    ) [ 000000000000000000000]
w_01_addr         (getelementptr    ) [ 000000000000000000000]
w_02_addr         (getelementptr    ) [ 000000000000000000000]
w_03_addr         (getelementptr    ) [ 000000000000000000000]
w_014_addr        (getelementptr    ) [ 000000000000000000000]
w_015_addr        (getelementptr    ) [ 000000000000000000000]
w_016_addr        (getelementptr    ) [ 000000000000000000000]
w_017_addr        (getelementptr    ) [ 000000000000000000000]
w_028_addr        (getelementptr    ) [ 000000000000000000000]
w_029_addr        (getelementptr    ) [ 000000000000000000000]
w_0210_addr       (getelementptr    ) [ 000000000000000000000]
w_0211_addr       (getelementptr    ) [ 000000000000000000000]
w_0312_addr       (getelementptr    ) [ 000000000000000000000]
w_0313_addr       (getelementptr    ) [ 000000000000000000000]
w_0314_addr       (getelementptr    ) [ 000000000000000000000]
w_0315_addr       (getelementptr    ) [ 000000000000000000000]
specloopname_ln57 (specloopname     ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
store_ln59        (store            ) [ 000000000000000000000]
br_ln59           (br               ) [ 000000000000000000000]
ret_ln145         (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_ddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_ddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_01">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_01"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_02">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_02"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_03">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_03"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_014">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_014"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_015">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_015"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_016">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_016"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_017">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_017"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_028">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_028"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w_029">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_029"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w_0210">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0210"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w_0211">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0211"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w_0312">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0312"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w_0313">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0313"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w_0314">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0314"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="w_0315">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0315"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INDATA_LOAD_VITIS_LOOP_32_1_VITIS_LOOP_34_2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_34_2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WDATA_LOAD_VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_53_1_VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="In_ddr_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="In_ddr_read/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_13/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="W_ddr_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_ddr_read/18 "/>
</bind>
</comp>

<comp id="162" class="1004" name="w_0_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0_addr/19 "/>
</bind>
</comp>

<comp id="169" class="1004" name="w_01_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_01_addr/19 "/>
</bind>
</comp>

<comp id="176" class="1004" name="w_02_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_02_addr/19 "/>
</bind>
</comp>

<comp id="183" class="1004" name="w_03_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_03_addr/19 "/>
</bind>
</comp>

<comp id="190" class="1004" name="w_014_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_014_addr/19 "/>
</bind>
</comp>

<comp id="197" class="1004" name="w_015_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_015_addr/19 "/>
</bind>
</comp>

<comp id="204" class="1004" name="w_016_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_016_addr/19 "/>
</bind>
</comp>

<comp id="211" class="1004" name="w_017_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_017_addr/19 "/>
</bind>
</comp>

<comp id="218" class="1004" name="w_028_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_028_addr/19 "/>
</bind>
</comp>

<comp id="225" class="1004" name="w_029_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_029_addr/19 "/>
</bind>
</comp>

<comp id="232" class="1004" name="w_0210_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0210_addr/19 "/>
</bind>
</comp>

<comp id="239" class="1004" name="w_0211_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0211_addr/19 "/>
</bind>
</comp>

<comp id="246" class="1004" name="w_0312_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0312_addr/19 "/>
</bind>
</comp>

<comp id="253" class="1004" name="w_0313_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0313_addr/19 "/>
</bind>
</comp>

<comp id="260" class="1004" name="w_0314_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0314_addr/19 "/>
</bind>
</comp>

<comp id="267" class="1004" name="w_0315_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0315_addr/19 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln59_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln59_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln59_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln59_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln59_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln59_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln59_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln59_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln59_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln59_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln59_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln59_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln59_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln59_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln59_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln59_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/19 "/>
</bind>
</comp>

<comp id="370" class="1005" name="indvar_flatten11_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="1"/>
<pin id="372" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="indvar_flatten11_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="11" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/8 "/>
</bind>
</comp>

<comp id="381" class="1005" name="indvar_flatten53_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="1"/>
<pin id="383" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten53 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="indvar_flatten53_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="9" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten53/17 "/>
</bind>
</comp>

<comp id="392" class="1005" name="L_cho_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="2"/>
<pin id="394" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="L_cho (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="L_cho_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="2"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="3" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_cho/18 "/>
</bind>
</comp>

<comp id="403" class="1005" name="indvar_flatten31_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="2"/>
<pin id="405" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="indvar_flatten31_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="2"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/18 "/>
</bind>
</comp>

<comp id="414" class="1005" name="L_chi_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="2"/>
<pin id="416" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="L_chi (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="L_chi_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="2"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_chi/18 "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten19_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="2"/>
<pin id="427" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten19 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="indvar_flatten19_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="2"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten19/18 "/>
</bind>
</comp>

<comp id="436" class="1005" name="L_kr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="2"/>
<pin id="438" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="L_kr (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="L_kr_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="2"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="3" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_kr/18 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln30_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln30_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="0"/>
<pin id="455" dir="0" index="1" bw="11" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln51_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/17 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln51_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="0" index="1" bw="9" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/17 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln51_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/18 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln53_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/18 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln51_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="3" slack="0"/>
<pin id="486" dir="0" index="2" bw="3" slack="0"/>
<pin id="487" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/18 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln51_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="0" index="2" bw="3" slack="0"/>
<pin id="495" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/18 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln51_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/18 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln59_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/18 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln51_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="0" index="2" bw="2" slack="0"/>
<pin id="511" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_2/18 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln51_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln51/18 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln57_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/18 "/>
</bind>
</comp>

<comp id="527" class="1004" name="and_ln51_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/18 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln55_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/18 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln51_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51_1/18 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln53_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/18 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln59_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/18 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln53_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="2" slack="0"/>
<pin id="558" dir="0" index="2" bw="2" slack="0"/>
<pin id="559" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/18 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln53_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/18 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln53_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/18 "/>
</bind>
</comp>

<comp id="575" class="1004" name="and_ln53_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/18 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln53_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="3" slack="0"/>
<pin id="584" dir="0" index="2" bw="3" slack="0"/>
<pin id="585" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/18 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln55_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/18 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_ln55_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55_2/18 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln55_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="3" slack="0"/>
<pin id="604" dir="0" index="2" bw="3" slack="0"/>
<pin id="605" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/18 "/>
</bind>
</comp>

<comp id="609" class="1004" name="bitcast_ln59_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/18 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln57_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/18 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln55_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/18 "/>
</bind>
</comp>

<comp id="625" class="1004" name="or_ln55_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55_1/18 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln55_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="6" slack="0"/>
<pin id="634" dir="0" index="2" bw="6" slack="0"/>
<pin id="635" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/18 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln53_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/18 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln53_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="0" index="2" bw="8" slack="0"/>
<pin id="649" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_2/18 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="1"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln59_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/19 "/>
</bind>
</comp>

<comp id="680" class="1005" name="add_ln30_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="0"/>
<pin id="682" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="685" class="1005" name="icmp_ln30_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln51_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="0"/>
<pin id="691" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="icmp_ln51_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="698" class="1005" name="select_ln51_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="trunc_ln51_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="1"/>
<pin id="705" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="707" class="1005" name="select_ln53_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="1"/>
<pin id="709" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln53 "/>
</bind>
</comp>

<comp id="711" class="1005" name="select_ln53_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="0"/>
<pin id="713" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln53_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="select_ln55_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="1"/>
<pin id="718" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="721" class="1005" name="bitcast_ln59_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln59 "/>
</bind>
</comp>

<comp id="741" class="1005" name="add_ln57_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="0"/>
<pin id="743" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="746" class="1005" name="select_ln55_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="0"/>
<pin id="748" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln55_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="select_ln53_2_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln53_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="84" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="86" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="84" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="130" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="130" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="130" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="130" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="130" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="130" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="130" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="130" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="130" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="130" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="130" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="130" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="130" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="130" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="130" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="130" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="232" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="225" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="218" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="239" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="204" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="197" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="190" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="211" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="176" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="169" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="162" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="183" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="260" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="253" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="246" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="267" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="94" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="96" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="94" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="98" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="94" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="374" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="374" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="385" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="90" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="385" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="92" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="396" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="100" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="407" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="102" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="94" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="418" pin="4"/><net_sink comp="483" pin=2"/></net>

<net id="496"><net_src comp="477" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="471" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="396" pin="4"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="418" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="477" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="104" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="503" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="477" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="106" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="440" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="108" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="515" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="429" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="110" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="515" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="483" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="100" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="539" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="507" pin="3"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="533" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="106" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="477" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="527" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="539" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="545" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="483" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="575" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="539" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="477" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="94" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="440" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="156" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="601" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="100" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="429" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="116" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="539" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="477" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="116" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="619" pin="2"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="407" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="118" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="477" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="118" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="639" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="658"><net_src comp="128" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="104" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="663"><net_src comp="653" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="670"><net_src comp="660" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="671"><net_src comp="660" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="672"><net_src comp="660" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="673"><net_src comp="660" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="674"><net_src comp="660" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="675"><net_src comp="660" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="676"><net_src comp="660" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="677"><net_src comp="660" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="678"><net_src comp="660" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="679"><net_src comp="660" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="683"><net_src comp="447" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="688"><net_src comp="453" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="459" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="697"><net_src comp="465" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="491" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="706"><net_src comp="499" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="555" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="581" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="719"><net_src comp="601" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="724"><net_src comp="609" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="730"><net_src comp="721" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="731"><net_src comp="721" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="732"><net_src comp="721" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="733"><net_src comp="721" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="734"><net_src comp="721" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="735"><net_src comp="721" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="736"><net_src comp="721" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="737"><net_src comp="721" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="738"><net_src comp="721" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="739"><net_src comp="721" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="740"><net_src comp="721" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="744"><net_src comp="613" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="749"><net_src comp="631" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="754"><net_src comp="645" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="407" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: In_ddr | {}
	Port: W_ddr | {}
	Port: w_0 | {19 }
	Port: w_01 | {19 }
	Port: w_02 | {19 }
	Port: w_03 | {19 }
	Port: w_014 | {19 }
	Port: w_015 | {19 }
	Port: w_016 | {19 }
	Port: w_017 | {19 }
	Port: w_028 | {19 }
	Port: w_029 | {19 }
	Port: w_0210 | {19 }
	Port: w_0211 | {19 }
	Port: w_0312 | {19 }
	Port: w_0313 | {19 }
	Port: w_0314 | {19 }
	Port: w_0315 | {19 }
 - Input state : 
	Port: process : In_ddr | {1 2 3 4 5 6 7 9 }
	Port: process : W_ddr | {10 11 12 13 14 15 16 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		add_ln30 : 1
		icmp_ln30 : 1
		br_ln30 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		add_ln51_1 : 1
		icmp_ln51 : 1
		br_ln51 : 2
	State 18
		add_ln51 : 1
		icmp_ln53 : 1
		select_ln51 : 2
		select_ln51_1 : 2
		trunc_ln51 : 3
		trunc_ln59 : 1
		select_ln51_2 : 2
		xor_ln51 : 2
		icmp_ln57 : 1
		and_ln51 : 2
		icmp_ln55 : 1
		and_ln51_1 : 2
		add_ln53 : 3
		trunc_ln59_1 : 4
		select_ln53 : 5
		xor_ln53 : 2
		or_ln53 : 2
		and_ln53 : 2
		select_ln53_1 : 2
		or_ln55 : 2
		or_ln55_2 : 2
		select_ln55 : 2
		switch_ln59 : 4
		switch_ln59 : 6
		switch_ln59 : 6
		switch_ln59 : 6
		switch_ln59 : 6
		add_ln57 : 3
		add_ln55 : 1
		or_ln55_1 : 2
		select_ln55_1 : 2
		add_ln53_1 : 1
		select_ln53_2 : 2
	State 19
		zext_ln59 : 1
		w_0_addr : 2
		w_01_addr : 2
		w_02_addr : 2
		w_03_addr : 2
		w_014_addr : 2
		w_015_addr : 2
		w_016_addr : 2
		w_017_addr : 2
		w_028_addr : 2
		w_029_addr : 2
		w_0210_addr : 2
		w_0211_addr : 2
		w_0312_addr : 2
		w_0313_addr : 2
		w_0314_addr : 2
		w_0315_addr : 2
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln30_fu_447     |    0    |    18   |
|          |    add_ln51_1_fu_459    |    0    |    16   |
|          |     add_ln51_fu_471     |    0    |    10   |
|    add   |     add_ln53_fu_545     |    0    |    10   |
|          |     add_ln57_fu_613     |    0    |    10   |
|          |     add_ln55_fu_619     |    0    |    13   |
|          |    add_ln53_1_fu_639    |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln30_fu_453    |    0    |    11   |
|          |     icmp_ln51_fu_465    |    0    |    11   |
|   icmp   |     icmp_ln53_fu_477    |    0    |    11   |
|          |     icmp_ln57_fu_521    |    0    |    8    |
|          |     icmp_ln55_fu_533    |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |    select_ln51_fu_483   |    0    |    3    |
|          |   select_ln51_1_fu_491  |    0    |    3    |
|          |   select_ln51_2_fu_507  |    0    |    2    |
|  select  |    select_ln53_fu_555   |    0    |    2    |
|          |   select_ln53_1_fu_581  |    0    |    3    |
|          |    select_ln55_fu_601   |    0    |    3    |
|          |   select_ln55_1_fu_631  |    0    |    6    |
|          |   select_ln53_2_fu_645  |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |      or_ln53_fu_569     |    0    |    2    |
|    or    |      or_ln55_fu_589     |    0    |    2    |
|          |     or_ln55_2_fu_595    |    0    |    2    |
|          |     or_ln55_1_fu_625    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     and_ln51_fu_527     |    0    |    2    |
|    and   |    and_ln51_1_fu_539    |    0    |    2    |
|          |     and_ln53_fu_575     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln51_fu_515     |    0    |    2    |
|          |     xor_ln53_fu_563     |    0    |    2    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_134   |    0    |    0    |
|          |    grp_readreq_fu_148   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   | In_ddr_read_read_fu_142 |    0    |    0    |
|          |  W_ddr_read_read_fu_156 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln51_fu_499    |    0    |    0    |
|   trunc  |    trunc_ln59_fu_503    |    0    |    0    |
|          |   trunc_ln59_1_fu_551   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_653       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln59_fu_660    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   191   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      L_chi_reg_414     |    3   |
|      L_cho_reg_392     |    3   |
|      L_kr_reg_436      |    3   |
|    add_ln30_reg_680    |   11   |
|   add_ln51_1_reg_689   |    9   |
|    add_ln57_reg_741    |    3   |
|  bitcast_ln59_reg_721  |   32   |
|    icmp_ln30_reg_685   |    1   |
|    icmp_ln51_reg_694   |    1   |
|indvar_flatten11_reg_370|   11   |
|indvar_flatten19_reg_425|    6   |
|indvar_flatten31_reg_403|    8   |
|indvar_flatten53_reg_381|    9   |
|  select_ln51_1_reg_698 |    3   |
|  select_ln53_1_reg_711 |    3   |
|  select_ln53_2_reg_751 |    8   |
|   select_ln53_reg_707  |    2   |
|  select_ln55_1_reg_746 |    6   |
|   select_ln55_reg_716  |    3   |
|   trunc_ln51_reg_703   |    2   |
+------------------------+--------+
|          Total         |   127  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   191  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   127  |    -   |
+-----------+--------+--------+
|   Total   |   127  |   191  |
+-----------+--------+--------+
