

================================================================
== Vivado HLS Report for 'A_IO_L3_in'
================================================================
* Date:           Sun Mar 22 14:27:27 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.210 us | 0.210 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|        10|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      211|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      174|    -|
|Register             |        0|      -|      296|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      296|      417|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_580_p2               |     +    |      0|  0|   6|           1|           4|
    |add_ln11_fu_467_p2                 |     +    |      0|  0|   3|           1|           2|
    |add_ln17_fu_527_p2                 |     +    |      0|  0|   4|           3|           3|
    |add_ln321_fu_569_p2                |     +    |      0|  0|  29|          29|          29|
    |add_ln6_1_fu_269_p2                |     +    |      0|  0|   3|           1|           2|
    |add_ln6_fu_263_p2                  |     +    |      0|  0|   6|           1|           6|
    |add_ln7_fu_608_p2                  |     +    |      0|  0|   6|           1|           6|
    |add_ln8_1_fu_594_p2                |     +    |      0|  0|   6|           1|           5|
    |add_ln8_fu_409_p2                  |     +    |      0|  0|   3|           1|           2|
    |c4_fu_574_p2                       |     +    |      0|  0|   3|           1|           2|
    |and_ln11_fu_453_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln7_1_fu_325_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln7_2_fu_337_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln7_fu_313_p2                  |    and   |      0|  0|   2|           1|           1|
    |and_ln8_1_fu_403_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln8_2_fu_543_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln8_fu_397_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_319_p2                |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln13_fu_307_p2                |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln6_fu_257_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln7_fu_275_p2                 |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln8_fu_331_p2                 |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |or_ln11_1_fu_421_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln11_fu_415_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln17_1_fu_479_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln17_fu_473_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln8_1_fu_391_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln8_fu_351_p2                   |    or    |      0|  0|   2|           1|           1|
    |select_ln11_1_fu_439_p3            |  select  |      0|  0|   3|           1|           3|
    |select_ln11_2_fu_515_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln11_3_fu_549_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln11_4_fu_586_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln11_fu_427_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln17_1_fu_507_p3            |  select  |      0|  0|   3|           1|           3|
    |select_ln17_fu_485_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln6_fu_343_p3               |  select  |      0|  0|   2|           1|           2|
    |select_ln7_1_fu_614_p3             |  select  |      0|  0|   6|           1|           1|
    |select_ln7_fu_293_p3               |  select  |      0|  0|   3|           1|           3|
    |select_ln8_1_fu_377_p3             |  select  |      0|  0|   3|           1|           3|
    |select_ln8_2_fu_459_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln8_3_fu_600_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln8_fu_357_p3               |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln11_fu_447_p2                 |    xor   |      0|  0|   2|           2|           1|
    |xor_ln7_fu_301_p2                  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln8_1_fu_533_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln8_fu_385_p2                  |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 211|         104|         137|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |A_V_blk_n_AR                     |   9|          2|    1|          2|
    |A_V_blk_n_R                      |   9|          2|    1|          2|
    |A_V_offset_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9          |   9|          2|    1|          2|
    |ap_phi_mux_c0_0_i_phi_fu_152_p4  |   9|          2|    2|          4|
    |c0_0_i_reg_148                   |   9|          2|    2|          4|
    |c2_0_i_reg_181                   |   9|          2|    2|          4|
    |c3_0_i_reg_203                   |   9|          2|    2|          4|
    |c4_0_i_reg_214                   |   9|          2|    2|          4|
    |fifo_A_local_out_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten17_i_reg_170       |   9|          2|    5|         10|
    |indvar_flatten47_i_reg_159       |   9|          2|    6|         12|
    |indvar_flatten85_i_reg_137       |   9|          2|    6|         12|
    |indvar_flatten_i_reg_192         |   9|          2|    4|          8|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 174|         38|   40|         82|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |add_ln321_reg_661           |   29|   0|   29|          0|
    |ap_CS_fsm                   |    3|   0|    3|          0|
    |ap_done_reg                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9     |    1|   0|    1|          0|
    |c0_0_i_reg_148              |    2|   0|    2|          0|
    |c2_0_i_reg_181              |    2|   0|    2|          0|
    |c3_0_i_reg_203              |    2|   0|    2|          0|
    |c4_0_i_reg_214              |    2|   0|    2|          0|
    |fifo_data_V_reg_692         |  128|   0|  128|          0|
    |icmp_ln6_reg_637            |    1|   0|    1|          0|
    |indvar_flatten17_i_reg_170  |    5|   0|    5|          0|
    |indvar_flatten47_i_reg_159  |    6|   0|    6|          0|
    |indvar_flatten85_i_reg_137  |    6|   0|    6|          0|
    |indvar_flatten_i_reg_192    |    4|   0|    4|          0|
    |select_ln6_reg_646          |    2|   0|    2|          0|
    |start_once_reg              |    1|   0|    1|          0|
    |zext_ln6_reg_632            |   28|   0|   29|          1|
    |icmp_ln6_reg_637            |   64|  32|    1|          0|
    +----------------------------+-----+----+-----+-----------+
    |Total                       |  296|  32|  234|          1|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_out                    | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_write                  | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|m_axi_A_V_AWVALID            | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWREADY            |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWADDR             | out |   32|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWID               | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWLEN              | out |   32|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWSIZE             | out |    3|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWBURST            | out |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWLOCK             | out |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWCACHE            | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWPROT             | out |    3|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWQOS              | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWREGION           | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_AWUSER             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WVALID             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WREADY             |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WDATA              | out |  128|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WSTRB              | out |   16|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WLAST              | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WID                | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_WUSER              | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARVALID            | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARREADY            |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARADDR             | out |   32|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARID               | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARLEN              | out |   32|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARSIZE             | out |    3|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARBURST            | out |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARLOCK             | out |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARCACHE            | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARPROT             | out |    3|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARQOS              | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARREGION           | out |    4|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_ARUSER             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RVALID             |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RREADY             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RDATA              |  in |  128|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RLAST              |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RID                |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RUSER              |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_RRESP              |  in |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BVALID             |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BREADY             | out |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BRESP              |  in |    2|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BID                |  in |    1|    m_axi   |          A_V         |    pointer   |
|m_axi_A_V_BUSER              |  in |    1|    m_axi   |          A_V         |    pointer   |
|A_V_offset_dout              |  in |   32|   ap_fifo  |      A_V_offset      |    pointer   |
|A_V_offset_empty_n           |  in |    1|   ap_fifo  |      A_V_offset      |    pointer   |
|A_V_offset_read              | out |    1|   ap_fifo  |      A_V_offset      |    pointer   |
|fifo_A_local_out_V_V_din     | out |  128|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %A_V, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [7 x i8]* @p_str31, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%A_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %A_V_offset)" [src/kernel_xilinx.cpp:3]   --->   Operation 16 'read' 'A_V_offset_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %A_V, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [7 x i8]* @p_str31, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %A_V_offset_read, i32 4, i32 31)" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i28 %tmp to i29" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 20 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten85_i = phi i6 [ 0, %entry ], [ %add_ln6, %hls_label_0 ]" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 22 'phi' 'indvar_flatten85_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c0_0_i = phi i2 [ 0, %entry ], [ %select_ln6, %hls_label_0 ]" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 23 'phi' 'c0_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten47_i = phi i6 [ 0, %entry ], [ %select_ln7_1, %hls_label_0 ]" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 24 'phi' 'indvar_flatten47_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten17_i = phi i5 [ 0, %entry ], [ %select_ln8_3, %hls_label_0 ]" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 25 'phi' 'indvar_flatten17_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c2_0_i = phi i2 [ 0, %entry ], [ %select_ln8_2, %hls_label_0 ]" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 26 'phi' 'c2_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_i = phi i4 [ 0, %entry ], [ %select_ln11_4, %hls_label_0 ]" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 27 'phi' 'indvar_flatten_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c3_0_i = phi i2 [ 0, %entry ], [ %select_ln11_2, %hls_label_0 ]" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 28 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c4_0_i = phi i2 [ 0, %entry ], [ %c4, %hls_label_0 ]"   --->   Operation 29 'phi' 'c4_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i2 %c3_0_i to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 30 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i2 %c0_0_i to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 31 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %trunc_ln17_1, i1 %trunc_ln17, i1 false)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 32 'bitconcatenate' 'or_ln_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln6 = icmp eq i6 %indvar_flatten85_i, -32" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 33 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.43ns)   --->   "%add_ln6 = add i6 1, %indvar_flatten85_i" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 34 'add' 'add_ln6' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %.exit, label %hls_label_0" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.23ns)   --->   "%add_ln6_1 = add i2 1, %c0_0_i" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 36 'add' 'add_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i6 %indvar_flatten47_i, 16" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 37 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_1)   --->   "%trunc_ln17_2 = trunc i2 %add_ln6_1 to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 38 'trunc' 'trunc_ln17_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_1)   --->   "%or_ln_mid_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln17_2, i2 0)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 39 'bitconcatenate' 'or_ln_mid_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_1)   --->   "%select_ln7 = select i1 %icmp_ln7, i3 %or_ln_mid_i, i3 %or_ln_i" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 40 'select' 'select_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns)   --->   "%xor_ln7 = xor i1 %icmp_ln7, true" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 41 'xor' 'xor_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.34ns)   --->   "%icmp_ln13 = icmp eq i2 %c4_0_i, -2" [src/kernel_xilinx.cpp:13->src/kernel_xilinx.cpp:818]   --->   Operation 42 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln6)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%and_ln7 = and i1 %icmp_ln13, %xor_ln7" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 43 'and' 'and_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.65ns)   --->   "%icmp_ln11 = icmp eq i4 %indvar_flatten_i, 4" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 44 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln8_1)   --->   "%and_ln7_1 = and i1 %icmp_ln11, %xor_ln7" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 45 'and' 'and_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.63ns)   --->   "%icmp_ln8 = icmp eq i5 %indvar_flatten17_i, 8" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 46 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.12ns)   --->   "%and_ln7_2 = and i1 %icmp_ln8, %xor_ln7" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 47 'and' 'and_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln6 = select i1 %icmp_ln7, i2 %add_ln6_1, i2 %c0_0_i" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 48 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.12ns)   --->   "%or_ln8 = or i1 %and_ln7_2, %icmp_ln7" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 49 'or' 'or_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln8 = select i1 %or_ln8, i2 0, i2 %c2_0_i" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 50 'select' 'select_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = trunc i2 %select_ln6 to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 51 'trunc' 'trunc_ln17_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln_mid4_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln17_3, i2 0)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 52 'bitconcatenate' 'or_ln_mid4_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln8_1 = select i1 %and_ln7_2, i3 %or_ln_mid4_i, i3 %select_ln7" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 53 'select' 'select_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln8_1)   --->   "%xor_ln8 = xor i1 %icmp_ln8, true" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 54 'xor' 'xor_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln8_1 = or i1 %icmp_ln7, %xor_ln8" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 55 'or' 'or_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%and_ln8 = and i1 %and_ln7, %or_ln8_1" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 56 'and' 'and_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln8_1 = and i1 %and_ln7_1, %or_ln8_1" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 57 'and' 'and_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.23ns)   --->   "%add_ln8 = add i2 1, %select_ln8" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 58 'add' 'add_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_1)   --->   "%or_ln11 = or i1 %and_ln8_1, %and_ln7_2" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 59 'or' 'or_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln11_1 = or i1 %or_ln11, %icmp_ln7" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 60 'or' 'or_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.27ns)   --->   "%select_ln11 = select i1 %or_ln11_1, i2 0, i2 %c3_0_i" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 61 'select' 'select_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln17_4 = trunc i2 %add_ln8 to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 62 'trunc' 'trunc_ln17_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%select_ln11_1 = select i1 %and_ln8_1, i3 %or_ln_mid4_i, i3 %select_ln8_1" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 63 'select' 'select_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%xor_ln11 = xor i1 %and_ln8_1, true" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 64 'xor' 'xor_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln11 = and i1 %and_ln8, %xor_ln11" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 65 'and' 'and_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln8_2 = select i1 %and_ln8_1, i2 %add_ln8, i2 %select_ln8" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 66 'select' 'select_ln8_2' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.23ns)   --->   "%add_ln11 = add i2 1, %select_ln11" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 67 'add' 'add_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln17)   --->   "%or_ln17 = or i1 %and_ln11, %and_ln8_1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 68 'or' 'or_ln17' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln17)   --->   "%or_ln17_1 = or i1 %or_ln17, %or_ln8" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 69 'or' 'or_ln17_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln17 = select i1 %or_ln17_1, i2 0, i2 %c4_0_i" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 70 'select' 'select_ln17' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%trunc_ln17_5 = trunc i2 %add_ln11 to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 71 'trunc' 'trunc_ln17_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%or_ln_mid1_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %trunc_ln17_3, i1 %trunc_ln17_5, i1 false)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 72 'bitconcatenate' 'or_ln_mid1_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%select_ln17_1 = select i1 %and_ln11, i3 %or_ln_mid1_i, i3 %select_ln11_1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 73 'select' 'select_ln17_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.27ns)   --->   "%select_ln11_2 = select i1 %and_ln11, i2 %add_ln11, i2 %select_ln11" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 74 'select' 'select_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%zext_ln17 = zext i2 %select_ln17 to i3" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 75 'zext' 'zext_ln17' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.27ns) (out node of the LUT)   --->   "%add_ln17 = add i3 %select_ln17_1, %zext_ln17" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 76 'add' 'add_ln17' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%xor_ln8_1 = xor i1 %or_ln8, true" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 77 'xor' 'xor_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln17_6 = trunc i2 %c2_0_i to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 78 'trunc' 'trunc_ln17_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%and_ln8_2 = and i1 %trunc_ln17_6, %xor_ln8_1" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 79 'and' 'and_ln8_2' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%select_ln11_3 = select i1 %and_ln8_1, i1 %trunc_ln17_4, i1 %and_ln8_2" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 80 'select' 'select_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln_i = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %add_ln17, i1 %select_ln11_3)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 81 'bitconcatenate' 'trunc_ln_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%zext_ln321 = zext i4 %trunc_ln_i to i29" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 82 'zext' 'zext_ln321' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.64ns) (out node of the LUT)   --->   "%add_ln321 = add i29 %zext_ln321, %zext_ln6" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 83 'add' 'add_ln321' <Predicate = (!icmp_ln6)> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.23ns)   --->   "%c4 = add i2 1, %select_ln17" [src/kernel_xilinx.cpp:13->src/kernel_xilinx.cpp:818]   --->   Operation 84 'add' 'c4' <Predicate = (!icmp_ln6)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.33ns)   --->   "%add_ln11_1 = add i4 1, %indvar_flatten_i" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 85 'add' 'add_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.35ns)   --->   "%select_ln11_4 = select i1 %or_ln11_1, i4 1, i4 %add_ln11_1" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 86 'select' 'select_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.34ns)   --->   "%add_ln8_1 = add i5 1, %indvar_flatten17_i" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 87 'add' 'add_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns)   --->   "%select_ln8_3 = select i1 %or_ln8, i5 1, i5 %add_ln8_1" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 88 'select' 'select_ln8_3' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.43ns)   --->   "%add_ln7 = add i6 1, %indvar_flatten47_i" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 89 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.29ns)   --->   "%select_ln7_1 = select i1 %icmp_ln7, i6 1, i6 %add_ln7" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 90 'select' 'select_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i29 %add_ln321 to i64" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 91 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i128* %A_V, i64 %zext_ln321_3" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 92 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 93 [7/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 93 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 94 [6/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 94 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 95 [5/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 95 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 96 [4/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 96 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 97 [3/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 97 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 98 [2/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 98 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 99 [1/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 99 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 100 [1/1] (4.37ns)   --->   "%fifo_data_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %A_V_addr)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 100 'read' 'fifo_data_V' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [src/kernel_xilinx.cpp:13->src/kernel_xilinx.cpp:818]   --->   Operation 102 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:14->src/kernel_xilinx.cpp:818]   --->   Operation 103 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_A_local_out_V_V, i128 %fifo_data_V)" [src/kernel_xilinx.cpp:18->src/kernel_xilinx.cpp:818]   --->   Operation 104 'write' <Predicate = (!icmp_ln6)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i)" [src/kernel_xilinx.cpp:20->src/kernel_xilinx.cpp:818]   --->   Operation 105 'specregionend' 'empty_108' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_xilinx.cpp:13->src/kernel_xilinx.cpp:818]   --->   Operation 106 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:818]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
A_V_offset_read    (read             ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
tmp                (partselect       ) [ 0000000000000]
zext_ln6           (zext             ) [ 0011111111110]
br_ln6             (br               ) [ 0111111111110]
indvar_flatten85_i (phi              ) [ 0010000000000]
c0_0_i             (phi              ) [ 0010000000000]
indvar_flatten47_i (phi              ) [ 0010000000000]
indvar_flatten17_i (phi              ) [ 0010000000000]
c2_0_i             (phi              ) [ 0010000000000]
indvar_flatten_i   (phi              ) [ 0010000000000]
c3_0_i             (phi              ) [ 0010000000000]
c4_0_i             (phi              ) [ 0010000000000]
trunc_ln17         (trunc            ) [ 0000000000000]
trunc_ln17_1       (trunc            ) [ 0000000000000]
or_ln_i            (bitconcatenate   ) [ 0000000000000]
icmp_ln6           (icmp             ) [ 0011111111110]
add_ln6            (add              ) [ 0111111111110]
br_ln6             (br               ) [ 0000000000000]
add_ln6_1          (add              ) [ 0000000000000]
icmp_ln7           (icmp             ) [ 0000000000000]
trunc_ln17_2       (trunc            ) [ 0000000000000]
or_ln_mid_i        (bitconcatenate   ) [ 0000000000000]
select_ln7         (select           ) [ 0000000000000]
xor_ln7            (xor              ) [ 0000000000000]
icmp_ln13          (icmp             ) [ 0000000000000]
and_ln7            (and              ) [ 0000000000000]
icmp_ln11          (icmp             ) [ 0000000000000]
and_ln7_1          (and              ) [ 0000000000000]
icmp_ln8           (icmp             ) [ 0000000000000]
and_ln7_2          (and              ) [ 0000000000000]
select_ln6         (select           ) [ 0111111111110]
or_ln8             (or               ) [ 0000000000000]
select_ln8         (select           ) [ 0000000000000]
trunc_ln17_3       (trunc            ) [ 0000000000000]
or_ln_mid4_i       (bitconcatenate   ) [ 0000000000000]
select_ln8_1       (select           ) [ 0000000000000]
xor_ln8            (xor              ) [ 0000000000000]
or_ln8_1           (or               ) [ 0000000000000]
and_ln8            (and              ) [ 0000000000000]
and_ln8_1          (and              ) [ 0000000000000]
add_ln8            (add              ) [ 0000000000000]
or_ln11            (or               ) [ 0000000000000]
or_ln11_1          (or               ) [ 0000000000000]
select_ln11        (select           ) [ 0000000000000]
trunc_ln17_4       (trunc            ) [ 0000000000000]
select_ln11_1      (select           ) [ 0000000000000]
xor_ln11           (xor              ) [ 0000000000000]
and_ln11           (and              ) [ 0000000000000]
select_ln8_2       (select           ) [ 0111111111110]
add_ln11           (add              ) [ 0000000000000]
or_ln17            (or               ) [ 0000000000000]
or_ln17_1          (or               ) [ 0000000000000]
select_ln17        (select           ) [ 0000000000000]
trunc_ln17_5       (trunc            ) [ 0000000000000]
or_ln_mid1_i       (bitconcatenate   ) [ 0000000000000]
select_ln17_1      (select           ) [ 0000000000000]
select_ln11_2      (select           ) [ 0111111111110]
zext_ln17          (zext             ) [ 0000000000000]
add_ln17           (add              ) [ 0000000000000]
xor_ln8_1          (xor              ) [ 0000000000000]
trunc_ln17_6       (trunc            ) [ 0000000000000]
and_ln8_2          (and              ) [ 0000000000000]
select_ln11_3      (select           ) [ 0000000000000]
trunc_ln_i         (bitconcatenate   ) [ 0000000000000]
zext_ln321         (zext             ) [ 0000000000000]
add_ln321          (add              ) [ 0011000000000]
c4                 (add              ) [ 0111111111110]
add_ln11_1         (add              ) [ 0000000000000]
select_ln11_4      (select           ) [ 0111111111110]
add_ln8_1          (add              ) [ 0000000000000]
select_ln8_3       (select           ) [ 0111111111110]
add_ln7            (add              ) [ 0000000000000]
select_ln7_1       (select           ) [ 0111111111110]
zext_ln321_3       (zext             ) [ 0000000000000]
A_V_addr           (getelementptr    ) [ 0010111111100]
fifo_data_V_i_req  (readreq          ) [ 0000000000000]
fifo_data_V        (read             ) [ 0010000000010]
empty              (speclooptripcount) [ 0000000000000]
tmp_i              (specregionbegin  ) [ 0000000000000]
specpipeline_ln14  (specpipeline     ) [ 0000000000000]
write_ln18         (write            ) [ 0000000000000]
empty_108          (specregionend    ) [ 0000000000000]
br_ln13            (br               ) [ 0111111111110]
ret_ln818          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_local_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="A_V_offset_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_offset_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fifo_data_V_i_req/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="fifo_data_V_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="128" slack="0"/>
<pin id="127" dir="0" index="1" bw="128" slack="7"/>
<pin id="128" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_data_V/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln18_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="128" slack="1"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/11 "/>
</bind>
</comp>

<comp id="137" class="1005" name="indvar_flatten85_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten85_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten85_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten85_i/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="c0_0_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="1"/>
<pin id="150" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c0_0_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="c0_0_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="2" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_0_i/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="indvar_flatten47_i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="1"/>
<pin id="161" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten47_i (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvar_flatten47_i_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten47_i/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="indvar_flatten17_i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17_i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten17_i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17_i/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="c2_0_i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="1"/>
<pin id="183" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c2_0_i (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="c2_0_i_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_0_i/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="c3_0_i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="c3_0_i_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="2" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="c4_0_i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="1"/>
<pin id="216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4_0_i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="c4_0_i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="2" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_0_i/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="28" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln6_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="28" slack="0"/>
<pin id="237" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln17_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln17_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_ln_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="0" index="3" bw="1" slack="0"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="6" slack="0"/>
<pin id="266" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln6_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln17_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_2/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln_mid_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_mid_i/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln7_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="xor_ln7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln7/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln13_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="and_ln7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln11_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="and_ln7_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="and_ln7_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="0" index="2" bw="2" slack="0"/>
<pin id="347" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln8_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="0" index="2" bw="2" slack="0"/>
<pin id="361" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln17_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_3/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln_mid4_i_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_mid4_i/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln8_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="xor_ln8_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln8_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="and_ln8_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="and_ln8_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="2" slack="0"/>
<pin id="412" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln11_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln11_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln11_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="0" index="2" bw="2" slack="0"/>
<pin id="431" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln17_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_4/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln11_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln11_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln11_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln8_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="0" index="2" bw="2" slack="0"/>
<pin id="463" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_2/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln11_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln17_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln17_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln17_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="2" slack="0"/>
<pin id="488" dir="0" index="2" bw="2" slack="0"/>
<pin id="489" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln17_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_5/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln_mid1_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="0" index="3" bw="1" slack="0"/>
<pin id="502" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_mid1_i/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln17_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="3" slack="0"/>
<pin id="510" dir="0" index="2" bw="3" slack="0"/>
<pin id="511" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln11_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="2" slack="0"/>
<pin id="518" dir="0" index="2" bw="2" slack="0"/>
<pin id="519" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln17_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln17_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln8_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln17_6_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="0"/>
<pin id="541" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_6/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="and_ln8_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8_2/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln11_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="3" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln_i/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln321_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln321_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="28" slack="1"/>
<pin id="572" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="c4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln11_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="0"/>
<pin id="583" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln11_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="4" slack="0"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_4/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln8_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="0"/>
<pin id="597" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln8_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_3/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="6" slack="0"/>
<pin id="611" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln7_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="6" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln321_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="29" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_3/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="A_V_addr_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/3 "/>
</bind>
</comp>

<comp id="632" class="1005" name="zext_ln6_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="29" slack="1"/>
<pin id="634" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="637" class="1005" name="icmp_ln6_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="641" class="1005" name="add_ln6_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="646" class="1005" name="select_ln6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="0"/>
<pin id="648" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="select_ln8_2_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln8_2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="select_ln11_2_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="add_ln321_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="29" slack="1"/>
<pin id="663" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="666" class="1005" name="c4_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c4 "/>
</bind>
</comp>

<comp id="671" class="1005" name="select_ln11_4_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="0"/>
<pin id="673" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11_4 "/>
</bind>
</comp>

<comp id="676" class="1005" name="select_ln8_3_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln8_3 "/>
</bind>
</comp>

<comp id="681" class="1005" name="select_ln7_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln7_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="A_V_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="128" slack="1"/>
<pin id="688" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="fifo_data_V_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="128" slack="1"/>
<pin id="694" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="fifo_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="92" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="94" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="96" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="108" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="112" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="225" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="207" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="152" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="239" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="261"><net_src comp="141" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="141" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="152" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="163" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="74" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="269" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="275" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="285" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="247" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="275" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="78" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="218" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="301" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="196" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="82" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="301" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="174" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="84" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="301" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="275" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="269" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="152" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="337" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="275" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="185" pin="4"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="343" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="337" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="369" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="293" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="331" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="78" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="275" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="313" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="325" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="391" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="357" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="403" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="337" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="275" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="207" pin="4"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="409" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="403" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="369" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="377" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="403" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="78" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="397" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="403" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="409" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="357" pin="3"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="427" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="453" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="403" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="351" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="58" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="218" pin="4"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="467" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="365" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="493" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="512"><net_src comp="453" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="497" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="439" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="453" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="467" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="427" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="485" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="507" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="351" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="185" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="533" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="403" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="435" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="543" pin="2"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="86" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="527" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="549" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="72" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="485" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="196" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="421" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="88" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="580" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="90" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="174" pin="4"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="351" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="90" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="594" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="70" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="163" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="275" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="70" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="608" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="629"><net_src comp="0" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="625" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="635"><net_src comp="235" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="640"><net_src comp="257" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="263" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="649"><net_src comp="343" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="654"><net_src comp="459" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="659"><net_src comp="515" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="664"><net_src comp="569" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="669"><net_src comp="574" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="674"><net_src comp="586" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="679"><net_src comp="600" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="684"><net_src comp="614" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="689"><net_src comp="625" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="695"><net_src comp="125" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_V | {}
	Port: fifo_A_local_out_V_V | {11 }
 - Input state : 
	Port: A_IO_L3_in : A_V | {3 4 5 6 7 8 9 10 }
	Port: A_IO_L3_in : A_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln6 : 1
	State 2
		trunc_ln17 : 1
		trunc_ln17_1 : 1
		or_ln_i : 2
		icmp_ln6 : 1
		add_ln6 : 1
		br_ln6 : 2
		add_ln6_1 : 1
		icmp_ln7 : 1
		trunc_ln17_2 : 2
		or_ln_mid_i : 3
		select_ln7 : 4
		xor_ln7 : 2
		icmp_ln13 : 1
		and_ln7 : 2
		icmp_ln11 : 1
		and_ln7_1 : 2
		icmp_ln8 : 1
		and_ln7_2 : 2
		select_ln6 : 2
		or_ln8 : 2
		select_ln8 : 2
		trunc_ln17_3 : 3
		or_ln_mid4_i : 4
		select_ln8_1 : 5
		xor_ln8 : 2
		or_ln8_1 : 2
		and_ln8 : 2
		and_ln8_1 : 2
		add_ln8 : 3
		or_ln11 : 2
		or_ln11_1 : 2
		select_ln11 : 2
		trunc_ln17_4 : 4
		select_ln11_1 : 6
		xor_ln11 : 2
		and_ln11 : 2
		select_ln8_2 : 4
		add_ln11 : 3
		or_ln17 : 2
		or_ln17_1 : 2
		select_ln17 : 2
		trunc_ln17_5 : 4
		or_ln_mid1_i : 5
		select_ln17_1 : 6
		select_ln11_2 : 4
		zext_ln17 : 3
		add_ln17 : 7
		xor_ln8_1 : 2
		trunc_ln17_6 : 1
		and_ln8_2 : 2
		select_ln11_3 : 5
		trunc_ln_i : 8
		zext_ln321 : 9
		add_ln321 : 10
		c4 : 3
		add_ln11_1 : 1
		select_ln11_4 : 2
		add_ln8_1 : 1
		select_ln8_3 : 2
		add_ln7 : 1
		select_ln7_1 : 2
	State 3
		A_V_addr : 1
		fifo_data_V_i_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty_108 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        add_ln6_fu_263       |    0    |    6    |
|          |       add_ln6_1_fu_269      |    0    |    3    |
|          |        add_ln8_fu_409       |    0    |    3    |
|          |       add_ln11_fu_467       |    0    |    3    |
|    add   |       add_ln17_fu_527       |    0    |    4    |
|          |       add_ln321_fu_569      |    0    |    28   |
|          |          c4_fu_574          |    0    |    3    |
|          |      add_ln11_1_fu_580      |    0    |    6    |
|          |       add_ln8_1_fu_594      |    0    |    6    |
|          |        add_ln7_fu_608       |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln6_fu_257       |    0    |    11   |
|          |       icmp_ln7_fu_275       |    0    |    11   |
|   icmp   |       icmp_ln13_fu_307      |    0    |    8    |
|          |       icmp_ln11_fu_319      |    0    |    9    |
|          |       icmp_ln8_fu_331       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |      select_ln7_fu_293      |    0    |    3    |
|          |      select_ln6_fu_343      |    0    |    2    |
|          |      select_ln8_fu_357      |    0    |    2    |
|          |     select_ln8_1_fu_377     |    0    |    3    |
|          |      select_ln11_fu_427     |    0    |    2    |
|          |     select_ln11_1_fu_439    |    0    |    3    |
|  select  |     select_ln8_2_fu_459     |    0    |    2    |
|          |      select_ln17_fu_485     |    0    |    2    |
|          |     select_ln17_1_fu_507    |    0    |    3    |
|          |     select_ln11_2_fu_515    |    0    |    2    |
|          |     select_ln11_3_fu_549    |    0    |    2    |
|          |     select_ln11_4_fu_586    |    0    |    4    |
|          |     select_ln8_3_fu_600     |    0    |    5    |
|          |     select_ln7_1_fu_614     |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |        and_ln7_fu_313       |    0    |    2    |
|          |       and_ln7_1_fu_325      |    0    |    2    |
|          |       and_ln7_2_fu_337      |    0    |    2    |
|    and   |        and_ln8_fu_397       |    0    |    2    |
|          |       and_ln8_1_fu_403      |    0    |    2    |
|          |       and_ln11_fu_453       |    0    |    2    |
|          |       and_ln8_2_fu_543      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |        or_ln8_fu_351        |    0    |    2    |
|          |       or_ln8_1_fu_391       |    0    |    2    |
|    or    |        or_ln11_fu_415       |    0    |    2    |
|          |       or_ln11_1_fu_421      |    0    |    2    |
|          |        or_ln17_fu_473       |    0    |    2    |
|          |       or_ln17_1_fu_479      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |        xor_ln7_fu_301       |    0    |    2    |
|    xor   |        xor_ln8_fu_385       |    0    |    2    |
|          |       xor_ln11_fu_447       |    0    |    2    |
|          |       xor_ln8_1_fu_533      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | A_V_offset_read_read_fu_112 |    0    |    0    |
|          |   fifo_data_V_read_fu_125   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_118     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln18_write_fu_130   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_225         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln6_fu_235       |    0    |    0    |
|   zext   |       zext_ln17_fu_523      |    0    |    0    |
|          |      zext_ln321_fu_565      |    0    |    0    |
|          |     zext_ln321_3_fu_622     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln17_fu_239      |    0    |    0    |
|          |     trunc_ln17_1_fu_243     |    0    |    0    |
|          |     trunc_ln17_2_fu_281     |    0    |    0    |
|   trunc  |     trunc_ln17_3_fu_365     |    0    |    0    |
|          |     trunc_ln17_4_fu_435     |    0    |    0    |
|          |     trunc_ln17_5_fu_493     |    0    |    0    |
|          |     trunc_ln17_6_fu_539     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        or_ln_i_fu_247       |    0    |    0    |
|          |      or_ln_mid_i_fu_285     |    0    |    0    |
|bitconcatenate|     or_ln_mid4_i_fu_369     |    0    |    0    |
|          |     or_ln_mid1_i_fu_497     |    0    |    0    |
|          |      trunc_ln_i_fu_557      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   193   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     A_V_addr_reg_686     |   128  |
|     add_ln321_reg_661    |   29   |
|      add_ln6_reg_641     |    6   |
|      c0_0_i_reg_148      |    2   |
|      c2_0_i_reg_181      |    2   |
|      c3_0_i_reg_203      |    2   |
|      c4_0_i_reg_214      |    2   |
|        c4_reg_666        |    2   |
|    fifo_data_V_reg_692   |   128  |
|     icmp_ln6_reg_637     |    1   |
|indvar_flatten17_i_reg_170|    5   |
|indvar_flatten47_i_reg_159|    6   |
|indvar_flatten85_i_reg_137|    6   |
| indvar_flatten_i_reg_192 |    4   |
|   select_ln11_2_reg_656  |    2   |
|   select_ln11_4_reg_671  |    4   |
|    select_ln6_reg_646    |    2   |
|   select_ln7_1_reg_681   |    6   |
|   select_ln8_2_reg_651   |    2   |
|   select_ln8_3_reg_676   |    5   |
|     zext_ln6_reg_632     |   29   |
+--------------------------+--------+
|           Total          |   373  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_118 |  p1  |   2  |  128 |   256  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  0.603  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   193  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   373  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   373  |   202  |
+-----------+--------+--------+--------+
