

================================================================
== Vitis HLS Report for 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
================================================================
* Date:           Tue Nov  2 10:41:57 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.271 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40009|  2457609|  0.400 ms|  24.576 ms|  40009|  2457609|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |    40007|  2457607|         9|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|    370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     405|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     405|    547|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_5ns_8ns_13_4_1_U9  |mac_muladd_8ns_5ns_8ns_13_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7ns_8ns_15_4_1_U8  |mac_muladd_8ns_7ns_8ns_15_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7s_8ns_15_4_1_U7   |mac_muladd_8ns_7s_8ns_15_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_8s_15s_16_4_1_U10  |mac_muladd_8ns_8s_15s_16_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_8s_16s_16_4_1_U11  |mac_muladd_8ns_8s_16s_16_4_1   |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_221_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln54_1_fu_308_p2               |         +|   0|  0|  16|          22|          22|
    |add_ln54_fu_299_p2                 |         +|   0|  0|  16|          22|          22|
    |add_ln57_1_fu_360_p2               |         +|   0|  0|  13|          10|           8|
    |add_ln57_2_fu_453_p2               |         +|   0|  0|  16|          16|          16|
    |add_ln57_3_fu_444_p2               |         +|   0|  0|  16|          16|          16|
    |add_ln57_fu_370_p2                 |         +|   0|  0|  20|          15|          15|
    |add_ln58_2_fu_489_p2               |         +|   0|  0|  16|          16|          16|
    |grp_fu_567_p2                      |         +|   0|  0|  23|          16|          16|
    |out_channels_ch1_din               |         +|   0|  0|  15|           8|           5|
    |x_4_fu_262_p2                      |         +|   0|  0|  23|          16|           1|
    |y_fu_243_p2                        |         +|   0|  0|  23|          16|           1|
    |sub_ln58_fu_483_p2                 |         -|   0|  0|  16|          16|          16|
    |sub_ln59_1_fu_411_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln59_fu_390_p2                 |         -|   0|  0|  14|           1|          13|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_216_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln52_fu_230_p2                |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_268_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln34_fu_235_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |out_channels_ch2_din               |       xor|   0|  0|   9|           8|           9|
    |out_channels_ch3_din               |       xor|   0|  0|   9|           8|           9|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 370|         305|         269|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_122    |   9|          2|   32|         64|
    |out_channels_ch1_blk_n   |   9|          2|    1|          2|
    |out_channels_ch2_blk_n   |   9|          2|    1|          2|
    |out_channels_ch3_blk_n   |   9|          2|    1|          2|
    |x_fu_118                 |   9|          2|   16|         32|
    |y_2_fu_114               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   70|        140|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_reg_665                         |   8|   0|    8|          0|
    |G_reg_659                         |   8|   0|    8|          0|
    |R_reg_647                         |   8|   0|    8|          0|
    |add_ln54_1_reg_621                |  22|   0|   22|          0|
    |add_ln57_reg_688                  |  14|   0|   15|          1|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |icmp_ln52_reg_611                 |   1|   0|    1|          0|
    |indvar_flatten_fu_122             |  32|   0|   32|          0|
    |select_ln34_reg_616               |  16|   0|   16|          0|
    |shl_ln58_1_reg_693                |   8|   0|   12|          4|
    |trunc_ln5_reg_713                 |   8|   0|    8|          0|
    |trunc_ln6_reg_718                 |   8|   0|    8|          0|
    |trunc_ln_reg_708                  |   8|   0|    8|          0|
    |x_fu_118                          |  16|   0|   16|          0|
    |y_2_fu_114                        |  16|   0|   16|          0|
    |zext_ln54_1_reg_626               |  22|   0|   64|         42|
    |B_reg_665                         |  64|  32|    8|          0|
    |G_reg_659                         |  64|  32|    8|          0|
    |R_reg_647                         |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 405|  96|  284|         47|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|out_channels_ch1_din      |  out|    8|     ap_fifo|                                  out_channels_ch1|       pointer|
|out_channels_ch1_full_n   |   in|    1|     ap_fifo|                                  out_channels_ch1|       pointer|
|out_channels_ch1_write    |  out|    1|     ap_fifo|                                  out_channels_ch1|       pointer|
|out_channels_ch2_din      |  out|    8|     ap_fifo|                                  out_channels_ch2|       pointer|
|out_channels_ch2_full_n   |   in|    1|     ap_fifo|                                  out_channels_ch2|       pointer|
|out_channels_ch2_write    |  out|    1|     ap_fifo|                                  out_channels_ch2|       pointer|
|out_channels_ch3_din      |  out|    8|     ap_fifo|                                  out_channels_ch3|       pointer|
|out_channels_ch3_full_n   |   in|    1|     ap_fifo|                                  out_channels_ch3|       pointer|
|out_channels_ch3_write    |  out|    1|     ap_fifo|                                  out_channels_ch3|       pointer|
|bound                     |   in|   32|     ap_none|                                             bound|        scalar|
|height                    |   in|   16|     ap_none|                                            height|        scalar|
|in_channels_ch1_address0  |  out|   22|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_ce0       |  out|    1|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_q0        |   in|    8|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch2_address0  |  out|   22|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_ce0       |  out|    1|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_q0        |   in|    8|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch3_address0  |  out|   22|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_ce0       |  out|    1|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_q0        |   in|    8|   ap_memory|                                   in_channels_ch3|         array|
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y_2 = alloca i32 1"   --->   Operation 12 'alloca' 'y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 21 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 22 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %y_2"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [yuv_filter.c:49]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [yuv_filter.c:49]   --->   Operation 28 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %indvar_flatten_load, i32 1" [yuv_filter.c:49]   --->   Operation 29 'add' 'add_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %._crit_edge.loopexit, void %._crit_edge7.loopexit.exitStub" [yuv_filter.c:49]   --->   Operation 30 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%y_2_load = load i16 %y_2" [yuv_filter.c:52]   --->   Operation 31 'load' 'y_2_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.42ns)   --->   "%icmp_ln52 = icmp_eq  i16 %y_2_load, i16 %height_read" [yuv_filter.c:52]   --->   Operation 32 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln49)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%select_ln34 = select i1 %icmp_ln52, i16 0, i16 %y_2_load" [yuv_filter.c:34]   --->   Operation 33 'select' 'select_ln34' <Predicate = (!icmp_ln49)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%y = add i16 %select_ln34, i16 1" [yuv_filter.c:52]   --->   Operation 34 'add' 'y' <Predicate = (!icmp_ln49)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln49 = store i32 %add_ln49, i32 %indvar_flatten" [yuv_filter.c:49]   --->   Operation 35 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln52 = store i16 %y, i16 %y_2" [yuv_filter.c:52]   --->   Operation 36 'store' 'store_ln52' <Predicate = (!icmp_ln49)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.96>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [yuv_filter.c:49]   --->   Operation 37 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.07ns)   --->   "%x_4 = add i16 %x_load, i16 1" [yuv_filter.c:49]   --->   Operation 38 'add' 'x_4' <Predicate = (icmp_ln52)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.80ns)   --->   "%select_ln34_1 = select i1 %icmp_ln52, i16 %x_4, i16 %x_load" [yuv_filter.c:34]   --->   Operation 39 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i16 %select_ln34_1" [yuv_filter.c:54]   --->   Operation 40 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln54, i10 0" [yuv_filter.c:54]   --->   Operation 41 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i16 %select_ln34_1" [yuv_filter.c:54]   --->   Operation 42 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln54_1, i8 0" [yuv_filter.c:54]   --->   Operation 43 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54 = add i22 %tmp_cast, i22 %tmp_2_cast" [yuv_filter.c:54]   --->   Operation 44 'add' 'add_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %select_ln34" [yuv_filter.c:54]   --->   Operation 45 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln54_1 = add i22 %add_ln54, i22 %zext_ln54" [yuv_filter.c:54]   --->   Operation 46 'add' 'add_ln54_1' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln34 = store i16 %select_ln34_1, i16 %x" [yuv_filter.c:34]   --->   Operation 47 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i22 %add_ln54_1" [yuv_filter.c:54]   --->   Operation 48 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln54_1" [yuv_filter.c:54]   --->   Operation 49 'getelementptr' 'in_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [yuv_filter.c:54]   --->   Operation 50 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln54_1" [yuv_filter.c:55]   --->   Operation 51 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln54_1" [yuv_filter.c:56]   --->   Operation 52 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [yuv_filter.c:54]   --->   Operation 53 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 54 [2/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [yuv_filter.c:55]   --->   Operation 54 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 55 [2/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [yuv_filter.c:56]   --->   Operation 55 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %R" [yuv_filter.c:57]   --->   Operation 56 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [3/3] (1.05ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 57 'mul' 'mul_ln58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [3/3] (1.05ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 58 'mul' 'mul_ln59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [yuv_filter.c:55]   --->   Operation 59 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 60 [1/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [yuv_filter.c:56]   --->   Operation 60 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i8 %G" [yuv_filter.c:57]   --->   Operation 61 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i8 %B" [yuv_filter.c:57]   --->   Operation 62 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 63 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 64 'mul' 'mul_ln58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln58_1 = mul i16 %zext_ln57_3, i16 65462" [yuv_filter.c:58]   --->   Operation 65 'mul' 'mul_ln58_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [2/3] (1.05ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 66 'mul' 'mul_ln59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node add_ln59_2)   --->   "%mul_ln59_1 = mul i16 %zext_ln57_3, i16 65442" [yuv_filter.c:59]   --->   Operation 67 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 68 [2/3] (1.05ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 68 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 69 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [2/3] (1.05ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln58_1 = mul i16 %zext_ln57_3, i16 65462" [yuv_filter.c:58]   --->   Operation 70 'mul' 'mul_ln58_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i15 %mul_ln58, i15 128" [yuv_filter.c:58]   --->   Operation 71 'add' 'add_ln58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 72 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node add_ln59_2)   --->   "%mul_ln59_1 = mul i16 %zext_ln57_3, i16 65442" [yuv_filter.c:59]   --->   Operation 73 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln59 = add i15 %mul_ln59, i15 128" [yuv_filter.c:59]   --->   Operation 74 'add' 'add_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 7.27>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %R, i6 0" [yuv_filter.c:57]   --->   Operation 75 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i14 %shl_ln" [yuv_filter.c:57]   --->   Operation 76 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln57_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [yuv_filter.c:57]   --->   Operation 77 'bitconcatenate' 'shl_ln57_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %shl_ln57_1" [yuv_filter.c:57]   --->   Operation 78 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i8 %G" [yuv_filter.c:57]   --->   Operation 79 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 80 'mul' 'mul_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i10 %zext_ln57_2, i10 128" [yuv_filter.c:57]   --->   Operation 81 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i10 %add_ln57_1" [yuv_filter.c:57]   --->   Operation 82 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.81ns)   --->   "%add_ln57 = add i15 %zext_ln57_7, i15 %zext_ln57_1" [yuv_filter.c:57]   --->   Operation 83 'add' 'add_ln57' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57_4 = add i13 %mul_ln57, i13 %zext_ln57_4" [yuv_filter.c:57]   --->   Operation 84 'add' 'add_ln57_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln58_1 = mul i16 %zext_ln57_3, i16 65462" [yuv_filter.c:58]   --->   Operation 85 'mul' 'mul_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln58_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %B, i4 0" [yuv_filter.c:58]   --->   Operation 86 'bitconcatenate' 'shl_ln58_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i12 %shl_ln58_1" [yuv_filter.c:58]   --->   Operation 87 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i15 %mul_ln58, i15 128" [yuv_filter.c:58]   --->   Operation 88 'add' 'add_ln58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i15 %add_ln58" [yuv_filter.c:58]   --->   Operation 89 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_1 = add i16 %mul_ln58_1, i16 %sext_ln58" [yuv_filter.c:58]   --->   Operation 90 'add' 'add_ln58_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln59_2)   --->   "%mul_ln59_1 = mul i16 %zext_ln57_3, i16 65442" [yuv_filter.c:59]   --->   Operation 91 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 92 [1/1] (1.54ns)   --->   "%sub_ln59 = sub i13 0, i13 %zext_ln58_1" [yuv_filter.c:59]   --->   Operation 92 'sub' 'sub_ln59' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i13 %sub_ln59" [yuv_filter.c:59]   --->   Operation 93 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %B, i1 0" [yuv_filter.c:59]   --->   Operation 94 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i9 %shl_ln2" [yuv_filter.c:59]   --->   Operation 95 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.67ns)   --->   "%sub_ln59_1 = sub i14 %sext_ln59, i14 %zext_ln59" [yuv_filter.c:59]   --->   Operation 96 'sub' 'sub_ln59_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i14 %sub_ln59_1" [yuv_filter.c:59]   --->   Operation 97 'sext' 'sext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln59 = add i15 %mul_ln59, i15 128" [yuv_filter.c:59]   --->   Operation 98 'add' 'add_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i15 %add_ln59" [yuv_filter.c:59]   --->   Operation 99 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.94ns)   --->   "%add_ln59_1 = add i16 %zext_ln59_1, i16 %sext_ln59_1" [yuv_filter.c:59]   --->   Operation 100 'add' 'add_ln59_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln59_2 = add i16 %add_ln59_1, i16 %mul_ln59_1" [yuv_filter.c:59]   --->   Operation 101 'add' 'add_ln59_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln57_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %G, i7 0" [yuv_filter.c:57]   --->   Operation 102 'bitconcatenate' 'shl_ln57_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i15 %shl_ln57_2" [yuv_filter.c:57]   --->   Operation 103 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i15 %add_ln57" [yuv_filter.c:57]   --->   Operation 104 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_3 = add i16 %zext_ln57_5, i16 %zext_ln57_8" [yuv_filter.c:57]   --->   Operation 105 'add' 'add_ln57_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57_4 = add i13 %mul_ln57, i13 %zext_ln57_4" [yuv_filter.c:57]   --->   Operation 106 'add' 'add_ln57_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i13 %add_ln57_4" [yuv_filter.c:57]   --->   Operation 107 'zext' 'zext_ln57_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln57_2 = add i16 %zext_ln57_9, i16 %add_ln57_3" [yuv_filter.c:57]   --->   Operation 108 'add' 'add_ln57_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln57_2, i32 8, i32 15" [yuv_filter.c:57]   --->   Operation 109 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %B, i7 0" [yuv_filter.c:58]   --->   Operation 110 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i15 %shl_ln1" [yuv_filter.c:58]   --->   Operation 111 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i12 %shl_ln58_1" [yuv_filter.c:58]   --->   Operation 112 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln58 = sub i16 %zext_ln58, i16 %zext_ln58_2" [yuv_filter.c:58]   --->   Operation 113 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 114 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_1 = add i16 %mul_ln58_1, i16 %sext_ln58" [yuv_filter.c:58]   --->   Operation 114 'add' 'add_ln58_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 115 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln58_2 = add i16 %add_ln58_1, i16 %sub_ln58" [yuv_filter.c:58]   --->   Operation 115 'add' 'add_ln58_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln58_2, i32 8, i32 15" [yuv_filter.c:58]   --->   Operation 116 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln59_2 = add i16 %add_ln59_1, i16 %mul_ln59_1" [yuv_filter.c:59]   --->   Operation 117 'add' 'add_ln59_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln59_2, i32 8, i32 15" [yuv_filter.c:59]   --->   Operation 118 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.54>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [yuv_filter.c:34]   --->   Operation 121 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [yuv_filter.c:34]   --->   Operation 122 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.91ns)   --->   "%Y = add i8 %trunc_ln, i8 16" [yuv_filter.c:57]   --->   Operation 123 'add' 'Y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.99ns)   --->   "%U = xor i8 %trunc_ln5, i8 128" [yuv_filter.c:58]   --->   Operation 124 'xor' 'U' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.99ns)   --->   "%V = xor i8 %trunc_ln6, i8 128" [yuv_filter.c:59]   --->   Operation 125 'xor' 'V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (3.63ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_channels_ch1, i8 %Y" [yuv_filter.c:60]   --->   Operation 126 'write' 'write_ln60' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_10 : Operation 127 [1/1] (3.63ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_channels_ch2, i8 %U" [yuv_filter.c:61]   --->   Operation 127 'write' 'write_ln61' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_10 : Operation 128 [1/1] (3.63ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_channels_ch3, i8 %V" [yuv_filter.c:62]   --->   Operation 128 'write' 'write_ln62' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_2                   (alloca           ) [ 01100000000]
x                     (alloca           ) [ 01110000000]
indvar_flatten        (alloca           ) [ 01100000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
height_read           (read             ) [ 01100000000]
bound_read            (read             ) [ 01100000000]
store_ln0             (store            ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
indvar_flatten_load   (load             ) [ 00000000000]
icmp_ln49             (icmp             ) [ 01111111110]
add_ln49              (add              ) [ 00000000000]
br_ln49               (br               ) [ 00000000000]
y_2_load              (load             ) [ 00000000000]
icmp_ln52             (icmp             ) [ 01010000000]
select_ln34           (select           ) [ 01010000000]
y                     (add              ) [ 00000000000]
store_ln49            (store            ) [ 00000000000]
store_ln52            (store            ) [ 00000000000]
x_load                (load             ) [ 00000000000]
x_4                   (add              ) [ 00000000000]
select_ln34_1         (select           ) [ 00000000000]
trunc_ln54            (trunc            ) [ 00000000000]
tmp_cast              (bitconcatenate   ) [ 00000000000]
trunc_ln54_1          (trunc            ) [ 00000000000]
tmp_2_cast            (bitconcatenate   ) [ 00000000000]
add_ln54              (add              ) [ 00000000000]
zext_ln54             (zext             ) [ 00000000000]
add_ln54_1            (add              ) [ 01001000000]
store_ln34            (store            ) [ 00000000000]
zext_ln54_1           (zext             ) [ 01000100000]
in_channels_ch1_addr  (getelementptr    ) [ 01000100000]
in_channels_ch2_addr  (getelementptr    ) [ 01000010000]
in_channels_ch3_addr  (getelementptr    ) [ 01000010000]
R                     (load             ) [ 01000011100]
zext_ln57             (zext             ) [ 01000011000]
G                     (load             ) [ 01000001110]
B                     (load             ) [ 01000001110]
zext_ln57_3           (zext             ) [ 01000001100]
zext_ln57_6           (zext             ) [ 01000001100]
mul_ln58              (mul              ) [ 01000000100]
mul_ln59              (mul              ) [ 01000000100]
shl_ln                (bitconcatenate   ) [ 00000000000]
zext_ln57_1           (zext             ) [ 00000000000]
shl_ln57_1            (bitconcatenate   ) [ 00000000000]
zext_ln57_2           (zext             ) [ 00000000000]
zext_ln57_4           (zext             ) [ 01000000010]
mul_ln57              (mul              ) [ 01000000010]
add_ln57_1            (add              ) [ 00000000000]
zext_ln57_7           (zext             ) [ 00000000000]
add_ln57              (add              ) [ 01000000010]
mul_ln58_1            (mul              ) [ 01000000010]
shl_ln58_1            (bitconcatenate   ) [ 01000000010]
zext_ln58_1           (zext             ) [ 00000000000]
add_ln58              (add              ) [ 00000000000]
sext_ln58             (sext             ) [ 01000000010]
mul_ln59_1            (mul              ) [ 01000000010]
sub_ln59              (sub              ) [ 00000000000]
sext_ln59             (sext             ) [ 00000000000]
shl_ln2               (bitconcatenate   ) [ 00000000000]
zext_ln59             (zext             ) [ 00000000000]
sub_ln59_1            (sub              ) [ 00000000000]
sext_ln59_1           (sext             ) [ 00000000000]
add_ln59              (add              ) [ 00000000000]
zext_ln59_1           (zext             ) [ 00000000000]
add_ln59_1            (add              ) [ 01000000010]
shl_ln57_2            (bitconcatenate   ) [ 00000000000]
zext_ln57_5           (zext             ) [ 00000000000]
zext_ln57_8           (zext             ) [ 00000000000]
add_ln57_3            (add              ) [ 00000000000]
add_ln57_4            (add              ) [ 00000000000]
zext_ln57_9           (zext             ) [ 00000000000]
add_ln57_2            (add              ) [ 00000000000]
trunc_ln              (partselect       ) [ 01000000001]
shl_ln1               (bitconcatenate   ) [ 00000000000]
zext_ln58             (zext             ) [ 00000000000]
zext_ln58_2           (zext             ) [ 00000000000]
sub_ln58              (sub              ) [ 00000000000]
add_ln58_1            (add              ) [ 00000000000]
add_ln58_2            (add              ) [ 00000000000]
trunc_ln5             (partselect       ) [ 01000000001]
add_ln59_2            (add              ) [ 00000000000]
trunc_ln6             (partselect       ) [ 01000000001]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specpipeline_ln34     (specpipeline     ) [ 00000000000]
specloopname_ln34     (specloopname     ) [ 00000000000]
Y                     (add              ) [ 00000000000]
U                     (xor              ) [ 00000000000]
V                     (xor              ) [ 00000000000]
write_ln60            (write            ) [ 00000000000]
write_ln61            (write            ) [ 00000000000]
write_ln62            (write            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="y_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="height_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bound_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln60_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln61_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln62_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="in_channels_ch1_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="22" slack="0"/>
<pin id="163" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="22" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_channels_ch2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="22" slack="1"/>
<pin id="176" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="in_channels_ch3_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="22" slack="1"/>
<pin id="183" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvar_flatten_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln49_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln49_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="y_2_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="1"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_2_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln52_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="1"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln34_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="0" index="2" bw="16" slack="0"/>
<pin id="239" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="y_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln49_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln52_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="1"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="x_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="2"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln34_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln54_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="22" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln54_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_2_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="22" slack="0"/>
<pin id="293" dir="0" index="1" bw="14" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln54_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="22" slack="0"/>
<pin id="301" dir="0" index="1" bw="22" slack="0"/>
<pin id="302" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln54_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln54_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="22" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln34_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="2"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln54_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="22" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln57_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln57_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln57_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_6/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="3"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln57_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="0"/>
<pin id="344" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="shl_ln57_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="3"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_1/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln57_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln57_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="2"/>
<pin id="359" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln57_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln57_7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_7/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln57_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="14" slack="0"/>
<pin id="373" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="shl_ln58_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="2"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln58_1/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln58_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln58_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="15" slack="0"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln59_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="12" slack="0"/>
<pin id="393" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln59_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="2"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln59_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sub_ln59_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="0"/>
<pin id="413" dir="0" index="1" bw="9" slack="0"/>
<pin id="414" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_1/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln59_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln59_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln59_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="0" index="1" bw="14" slack="0"/>
<pin id="427" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln57_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="15" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="3"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_2/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln57_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="0"/>
<pin id="439" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_5/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln57_8_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_8/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln57_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="0"/>
<pin id="446" dir="0" index="1" bw="15" slack="0"/>
<pin id="447" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_3/9 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln57_9_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="13" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_9/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln57_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="13" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="0" index="3" bw="5" slack="0"/>
<pin id="464" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="3"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln58_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln58_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="1"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/9 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sub_ln58_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="0"/>
<pin id="485" dir="0" index="1" bw="12" slack="0"/>
<pin id="486" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln58_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_2/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="0" index="3" bw="5" slack="0"/>
<pin id="499" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="0" index="3" bw="5" slack="0"/>
<pin id="509" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="Y_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="0" index="1" bw="6" slack="0"/>
<pin id="516" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="U_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/10 "/>
</bind>
</comp>

<comp id="531" class="1007" name="grp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="0"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln58/5 add_ln58/7 "/>
</bind>
</comp>

<comp id="540" class="1007" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="7" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln59/5 add_ln59/7 "/>
</bind>
</comp>

<comp id="549" class="1007" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="0" index="2" bw="8" slack="0"/>
<pin id="553" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln57/6 add_ln57_4/8 "/>
</bind>
</comp>

<comp id="558" class="1007" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="15" slack="0"/>
<pin id="562" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln58_1/6 add_ln58_1/8 "/>
</bind>
</comp>

<comp id="567" class="1007" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="0"/>
<pin id="570" dir="0" index="2" bw="16" slack="0"/>
<pin id="571" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln59_1/6 add_ln59_2/8 "/>
</bind>
</comp>

<comp id="576" class="1005" name="y_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="x_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="590" class="1005" name="indvar_flatten_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="597" class="1005" name="height_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="1"/>
<pin id="599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="bound_read_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln49_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="7"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln52_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln34_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln54_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="22" slack="1"/>
<pin id="623" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="zext_ln54_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="in_channels_ch1_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="22" slack="1"/>
<pin id="634" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="in_channels_ch2_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="22" slack="1"/>
<pin id="639" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="in_channels_ch3_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="22" slack="1"/>
<pin id="644" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="R_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="3"/>
<pin id="649" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="653" class="1005" name="zext_ln57_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="15" slack="1"/>
<pin id="655" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="659" class="1005" name="G_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="2"/>
<pin id="661" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="665" class="1005" name="B_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="2"/>
<pin id="667" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="672" class="1005" name="zext_ln57_3_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57_3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="zext_ln57_6_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="13" slack="1"/>
<pin id="680" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57_6 "/>
</bind>
</comp>

<comp id="683" class="1005" name="zext_ln57_4_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="13" slack="1"/>
<pin id="685" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57_4 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln57_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="15" slack="1"/>
<pin id="690" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="693" class="1005" name="shl_ln58_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="12" slack="1"/>
<pin id="695" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln58_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="sext_ln58_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="1"/>
<pin id="700" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58 "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln59_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="1"/>
<pin id="705" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="trunc_ln_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="713" class="1005" name="trunc_ln5_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="718" class="1005" name="trunc_ln6_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="112" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="112" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="112" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="172" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="179" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="227" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="221" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="243" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="259" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="268" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="279" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="291" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="299" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="268" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="326"><net_src comp="166" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="186" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="192" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="72" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="353" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="342" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="78" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="80" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="383" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="70" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="396" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="417" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="82" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="84" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="440"><net_src comp="430" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="437" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="444" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="82" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="476" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="86" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="88" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="90" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="88" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="512"><net_src comp="90" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="517"><net_src comp="108" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="518"><net_src comp="513" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="523"><net_src comp="110" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="524"><net_src comp="519" pin="2"/><net_sink comp="145" pin=2"/></net>

<net id="529"><net_src comp="110" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="530"><net_src comp="525" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="536"><net_src comp="323" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="54" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="64" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="539"><net_src comp="531" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="545"><net_src comp="323" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="56" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="64" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="548"><net_src comp="540" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="554"><net_src comp="331" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="58" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="357" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="549" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="563"><net_src comp="327" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="60" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="387" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="566"><net_src comp="558" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="572"><net_src comp="327" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="62" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="424" pin="2"/><net_sink comp="567" pin=2"/></net>

<net id="575"><net_src comp="567" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="579"><net_src comp="114" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="586"><net_src comp="118" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="593"><net_src comp="122" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="600"><net_src comp="126" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="605"><net_src comp="132" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="610"><net_src comp="216" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="230" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="619"><net_src comp="235" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="624"><net_src comp="308" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="629"><net_src comp="319" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="635"><net_src comp="159" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="640"><net_src comp="172" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="645"><net_src comp="179" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="650"><net_src comp="166" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="656"><net_src comp="323" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="662"><net_src comp="186" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="668"><net_src comp="192" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="675"><net_src comp="327" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="681"><net_src comp="331" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="686"><net_src comp="357" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="691"><net_src comp="370" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="696"><net_src comp="376" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="701"><net_src comp="387" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="706"><net_src comp="424" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="711"><net_src comp="459" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="716"><net_src comp="494" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="721"><net_src comp="504" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="525" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
	Port: out_channels_ch1 | {10 }
	Port: out_channels_ch2 | {10 }
	Port: out_channels_ch3 | {10 }
 - Input state : 
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : bound | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : height | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch1 | {4 5 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch2 | {5 6 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch3 | {5 6 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : out_channels_ch1 | {}
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : out_channels_ch2 | {}
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : out_channels_ch3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
		icmp_ln52 : 1
		select_ln34 : 2
		y : 3
		store_ln49 : 2
		store_ln52 : 4
	State 3
		x_4 : 1
		select_ln34_1 : 2
		trunc_ln54 : 3
		tmp_cast : 4
		trunc_ln54_1 : 3
		tmp_2_cast : 4
		add_ln54 : 5
		add_ln54_1 : 6
		store_ln34 : 3
	State 4
		in_channels_ch1_addr : 1
		R : 2
	State 5
		G : 1
		B : 1
		zext_ln57 : 1
		mul_ln58 : 2
		mul_ln59 : 2
	State 6
		zext_ln57_3 : 1
		zext_ln57_6 : 1
		mul_ln57 : 2
		mul_ln58_1 : 2
		mul_ln59_1 : 2
	State 7
		add_ln58 : 1
		add_ln59 : 1
	State 8
		zext_ln57_1 : 1
		zext_ln57_2 : 1
		add_ln57_1 : 2
		zext_ln57_7 : 3
		add_ln57 : 4
		add_ln57_4 : 1
		zext_ln58_1 : 1
		sext_ln58 : 1
		add_ln58_1 : 2
		sub_ln59 : 2
		sext_ln59 : 3
		zext_ln59 : 1
		sub_ln59_1 : 4
		sext_ln59_1 : 5
		zext_ln59_1 : 1
		add_ln59_1 : 6
		add_ln59_2 : 7
	State 9
		zext_ln57_5 : 1
		add_ln57_3 : 2
		zext_ln57_9 : 1
		add_ln57_2 : 3
		trunc_ln : 4
		zext_ln58 : 1
		sub_ln58 : 2
		add_ln58_2 : 3
		trunc_ln5 : 4
		trunc_ln6 : 1
	State 10
		write_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln49_fu_221     |    0    |    0    |    39   |
|          |         y_fu_243        |    0    |    0    |    23   |
|          |        x_4_fu_262       |    0    |    0    |    23   |
|          |     add_ln54_fu_299     |    0    |    0    |    16   |
|          |    add_ln54_1_fu_308    |    0    |    0    |    16   |
|    add   |    add_ln57_1_fu_360    |    0    |    0    |    14   |
|          |     add_ln57_fu_370     |    0    |    0    |    17   |
|          |    add_ln59_1_fu_424    |    0    |    0    |    20   |
|          |    add_ln57_3_fu_444    |    0    |    0    |    16   |
|          |    add_ln57_2_fu_453    |    0    |    0    |    16   |
|          |    add_ln58_2_fu_489    |    0    |    0    |    16   |
|          |         Y_fu_513        |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     sub_ln59_fu_390     |    0    |    0    |    12   |
|    sub   |    sub_ln59_1_fu_411    |    0    |    0    |    14   |
|          |     sub_ln58_fu_483     |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln34_fu_235   |    0    |    0    |    16   |
|          |   select_ln34_1_fu_268  |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln49_fu_216    |    0    |    0    |    18   |
|          |     icmp_ln52_fu_230    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    xor   |         U_fu_519        |    0    |    0    |    8    |
|          |         V_fu_525        |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_531       |    1    |    0    |    0    |
|          |        grp_fu_540       |    1    |    0    |    0    |
|  muladd  |        grp_fu_549       |    1    |    0    |    0    |
|          |        grp_fu_558       |    1    |    0    |    0    |
|          |        grp_fu_567       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | height_read_read_fu_126 |    0    |    0    |    0    |
|          |  bound_read_read_fu_132 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln60_write_fu_138 |    0    |    0    |    0    |
|   write  | write_ln61_write_fu_145 |    0    |    0    |    0    |
|          | write_ln62_write_fu_152 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln54_fu_275    |    0    |    0    |    0    |
|          |   trunc_ln54_1_fu_287   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     tmp_cast_fu_279     |    0    |    0    |    0    |
|          |    tmp_2_cast_fu_291    |    0    |    0    |    0    |
|          |      shl_ln_fu_335      |    0    |    0    |    0    |
|bitconcatenate|    shl_ln57_1_fu_346    |    0    |    0    |    0    |
|          |    shl_ln58_1_fu_376    |    0    |    0    |    0    |
|          |      shl_ln2_fu_400     |    0    |    0    |    0    |
|          |    shl_ln57_2_fu_430    |    0    |    0    |    0    |
|          |      shl_ln1_fu_469     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln54_fu_305    |    0    |    0    |    0    |
|          |    zext_ln54_1_fu_319   |    0    |    0    |    0    |
|          |     zext_ln57_fu_323    |    0    |    0    |    0    |
|          |    zext_ln57_3_fu_327   |    0    |    0    |    0    |
|          |    zext_ln57_6_fu_331   |    0    |    0    |    0    |
|          |    zext_ln57_1_fu_342   |    0    |    0    |    0    |
|          |    zext_ln57_2_fu_353   |    0    |    0    |    0    |
|          |    zext_ln57_4_fu_357   |    0    |    0    |    0    |
|   zext   |    zext_ln57_7_fu_366   |    0    |    0    |    0    |
|          |    zext_ln58_1_fu_383   |    0    |    0    |    0    |
|          |     zext_ln59_fu_407    |    0    |    0    |    0    |
|          |    zext_ln59_1_fu_421   |    0    |    0    |    0    |
|          |    zext_ln57_5_fu_437   |    0    |    0    |    0    |
|          |    zext_ln57_8_fu_441   |    0    |    0    |    0    |
|          |    zext_ln57_9_fu_450   |    0    |    0    |    0    |
|          |     zext_ln58_fu_476    |    0    |    0    |    0    |
|          |    zext_ln58_2_fu_480   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln58_fu_387    |    0    |    0    |    0    |
|   sext   |     sext_ln59_fu_396    |    0    |    0    |    0    |
|          |    sext_ln59_1_fu_417   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     trunc_ln_fu_459     |    0    |    0    |    0    |
|partselect|     trunc_ln5_fu_494    |    0    |    0    |    0    |
|          |     trunc_ln6_fu_504    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |    0    |   352   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_665         |    8   |
|          G_reg_659         |    8   |
|          R_reg_647         |    8   |
|     add_ln54_1_reg_621     |   22   |
|      add_ln57_reg_688      |   15   |
|     add_ln59_1_reg_703     |   16   |
|     bound_read_reg_602     |   32   |
|     height_read_reg_597    |   16   |
|      icmp_ln49_reg_607     |    1   |
|      icmp_ln52_reg_611     |    1   |
|in_channels_ch1_addr_reg_632|   22   |
|in_channels_ch2_addr_reg_637|   22   |
|in_channels_ch3_addr_reg_642|   22   |
|   indvar_flatten_reg_590   |   32   |
|     select_ln34_reg_616    |   16   |
|      sext_ln58_reg_698     |   16   |
|     shl_ln58_1_reg_693     |   12   |
|      trunc_ln5_reg_713     |    8   |
|      trunc_ln6_reg_718     |    8   |
|      trunc_ln_reg_708      |    8   |
|          x_reg_583         |   16   |
|         y_2_reg_576        |   16   |
|     zext_ln54_1_reg_626    |   64   |
|     zext_ln57_3_reg_672    |   16   |
|     zext_ln57_4_reg_683    |   13   |
|     zext_ln57_6_reg_678    |   13   |
|      zext_ln57_reg_653     |   15   |
+----------------------------+--------+
|            Total           |   446  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_166 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_186 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_531    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_540    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_549    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_549    |  p1  |   2  |   5  |   10   ||    9    |
|     grp_fu_558    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_558    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_567    |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   246  || 15.9993 ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   352  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   95   |
|  Register |    -   |    -   |   446  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   15   |   446  |   447  |
+-----------+--------+--------+--------+--------+
