ARM GAS  /tmp/cc9oO36p.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB70:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "stdio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** uint8_t Buffer[25] = {0};
  27:Core/Src/main.c **** uint8_t Space[] = " - ";
  28:Core/Src/main.c **** uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
  29:Core/Src/main.c **** uint8_t EndMSG[] = "Done! \r\n\r\n";
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/cc9oO36p.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** UART_HandleTypeDef huart1;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_I2C1_Init(void);
  61:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c ****   uint8_t i = 0, ret;
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  89:Core/Src/main.c ****    HAL_Delay(100); // tambahkan delay untuk auto reset supaya bisa auto run
  90:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  /tmp/cc9oO36p.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_I2C1_Init();
 102:Core/Src/main.c ****   MX_USART1_UART_Init();
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   HAL_Delay(1000);
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /*-[ I2C Bus Scanning ]-*/
 108:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), 10000);
 109:Core/Src/main.c ****     for(i=1; i<128; i++)
 110:Core/Src/main.c ****     {
 111:Core/Src/main.c ****         ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 112:Core/Src/main.c ****         if (ret != HAL_OK) /* No ACK Received At That Address */
 113:Core/Src/main.c ****         {
 114:Core/Src/main.c ****             HAL_UART_Transmit(&huart1, Space, sizeof(Space), 10000);
 115:Core/Src/main.c ****         }
 116:Core/Src/main.c ****         else if(ret == HAL_OK)
 117:Core/Src/main.c ****         {
 118:Core/Src/main.c ****             sprintf(Buffer, "0x%X", i);
 119:Core/Src/main.c ****             HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), 10000);
 120:Core/Src/main.c ****         }
 121:Core/Src/main.c ****     }
 122:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, EndMSG, sizeof(EndMSG), 10000);
 123:Core/Src/main.c ****     /*--[ Scanning Done ]--*/
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE END 2 */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Infinite loop */
 129:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 130:Core/Src/main.c ****   while (1)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     /* USER CODE END WHILE */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 135:Core/Src/main.c ****   }
 136:Core/Src/main.c ****   /* USER CODE END 3 */
 137:Core/Src/main.c **** }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c **** /**
 140:Core/Src/main.c ****   * @brief System Clock Configuration
 141:Core/Src/main.c ****   * @retval None
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c **** void SystemClock_Config(void)
 144:Core/Src/main.c **** {
 145:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 146:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 147:Core/Src/main.c **** 
ARM GAS  /tmp/cc9oO36p.s 			page 4


 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 149:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 158:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     Error_Handler();
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 164:Core/Src/main.c ****   */
 165:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     Error_Handler();
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c **** }
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 180:Core/Src/main.c ****   * @param None
 181:Core/Src/main.c ****   * @retval None
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c **** static void MX_I2C1_Init(void)
 184:Core/Src/main.c **** {
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 193:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 194:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 195:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 196:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 197:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 198:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 199:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 200:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 201:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 202:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/cc9oO36p.s 			page 5


 205:Core/Src/main.c ****   }
 206:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /**
 213:Core/Src/main.c ****   * @brief USART1 Initialization Function
 214:Core/Src/main.c ****   * @param None
 215:Core/Src/main.c ****   * @retval None
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 218:Core/Src/main.c **** {
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 227:Core/Src/main.c ****   huart1.Instance = USART1;
 228:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 229:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 230:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 231:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 232:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 233:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 234:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 235:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief GPIO Initialization Function
 247:Core/Src/main.c ****   * @param None
 248:Core/Src/main.c ****   * @retval None
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c **** static void MX_GPIO_Init(void)
 251:Core/Src/main.c **** {
  26              		.loc 1 251 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 84B0     		sub	sp, sp, #16
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
 252:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 253:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
ARM GAS  /tmp/cc9oO36p.s 			page 6


 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 256:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  34              		.loc 1 256 3 view .LVU1
  35              	.LBB4:
  36              		.loc 1 256 3 view .LVU2
  37              		.loc 1 256 3 view .LVU3
  38 0002 0F4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F02002 		orr	r2, r2, #32
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 256 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F02002 		and	r2, r2, #32
  45 0012 0192     		str	r2, [sp, #4]
  46              		.loc 1 256 3 view .LVU5
  47 0014 019A     		ldr	r2, [sp, #4]
  48              	.LBE4:
  49              		.loc 1 256 3 view .LVU6
 257:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  50              		.loc 1 257 3 view .LVU7
  51              	.LBB5:
  52              		.loc 1 257 3 view .LVU8
  53              		.loc 1 257 3 view .LVU9
  54 0016 9A69     		ldr	r2, [r3, #24]
  55 0018 42F00402 		orr	r2, r2, #4
  56 001c 9A61     		str	r2, [r3, #24]
  57              		.loc 1 257 3 view .LVU10
  58 001e 9A69     		ldr	r2, [r3, #24]
  59 0020 02F00402 		and	r2, r2, #4
  60 0024 0292     		str	r2, [sp, #8]
  61              		.loc 1 257 3 view .LVU11
  62 0026 029A     		ldr	r2, [sp, #8]
  63              	.LBE5:
  64              		.loc 1 257 3 view .LVU12
 258:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  65              		.loc 1 258 3 view .LVU13
  66              	.LBB6:
  67              		.loc 1 258 3 view .LVU14
  68              		.loc 1 258 3 view .LVU15
  69 0028 9A69     		ldr	r2, [r3, #24]
  70 002a 42F00802 		orr	r2, r2, #8
  71 002e 9A61     		str	r2, [r3, #24]
  72              		.loc 1 258 3 view .LVU16
  73 0030 9B69     		ldr	r3, [r3, #24]
  74 0032 03F00803 		and	r3, r3, #8
  75 0036 0393     		str	r3, [sp, #12]
  76              		.loc 1 258 3 view .LVU17
  77 0038 039B     		ldr	r3, [sp, #12]
  78              	.LBE6:
  79              		.loc 1 258 3 view .LVU18
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 261:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 262:Core/Src/main.c **** }
  80              		.loc 1 262 1 is_stmt 0 view .LVU19
  81 003a 04B0     		add	sp, sp, #16
ARM GAS  /tmp/cc9oO36p.s 			page 7


  82              	.LCFI1:
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 003c 7047     		bx	lr
  86              	.L4:
  87 003e 00BF     		.align	2
  88              	.L3:
  89 0040 00100240 		.word	1073876992
  90              		.cfi_endproc
  91              	.LFE70:
  93              		.section	.text.Error_Handler,"ax",%progbits
  94              		.align	1
  95              		.global	Error_Handler
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu softvfp
 101              	Error_Handler:
 102              	.LFB71:
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /* USER CODE END 4 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** /**
 269:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 270:Core/Src/main.c ****   * @retval None
 271:Core/Src/main.c ****   */
 272:Core/Src/main.c **** void Error_Handler(void)
 273:Core/Src/main.c **** {
 103              		.loc 1 273 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ Volatile: function does not return.
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		@ link register save eliminated.
 274:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 275:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 276:Core/Src/main.c ****   __disable_irq();
 109              		.loc 1 276 3 view .LVU21
 110              	.LBB7:
 111              	.LBI7:
 112              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
ARM GAS  /tmp/cc9oO36p.s 			page 8


  15:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 113              		.loc 2 69 57 view .LVU22
 114              	.LBB8:
ARM GAS  /tmp/cc9oO36p.s 			page 9


  70:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 115              		.loc 2 71 3 view .LVU23
 116              		.syntax unified
 117              	@ 71 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/cmsis_gcc.h" 1
 118 0000 72B6     		cpsid i
 119              	@ 0 "" 2
 120              		.thumb
 121              		.syntax unified
 122              	.L6:
 123              	.LBE8:
 124              	.LBE7:
 277:Core/Src/main.c ****   while (1)
 125              		.loc 1 277 3 discriminator 1 view .LVU24
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****   }
 126              		.loc 1 279 3 discriminator 1 view .LVU25
 277:Core/Src/main.c ****   while (1)
 127              		.loc 1 277 9 discriminator 1 view .LVU26
 128 0002 FEE7     		b	.L6
 129              		.cfi_endproc
 130              	.LFE71:
 132              		.section	.text.MX_I2C1_Init,"ax",%progbits
 133              		.align	1
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 137              		.fpu softvfp
 139              	MX_I2C1_Init:
 140              	.LFB68:
 184:Core/Src/main.c **** 
 141              		.loc 1 184 1 view -0
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 0, uses_anonymous_args = 0
 145 0000 08B5     		push	{r3, lr}
 146              	.LCFI2:
 147              		.cfi_def_cfa_offset 8
 148              		.cfi_offset 3, -8
 149              		.cfi_offset 14, -4
 193:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 150              		.loc 1 193 3 view .LVU28
 193:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 151              		.loc 1 193 18 is_stmt 0 view .LVU29
 152 0002 0A48     		ldr	r0, .L11
 153 0004 0A4B     		ldr	r3, .L11+4
 154 0006 0360     		str	r3, [r0]
 194:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 155              		.loc 1 194 3 is_stmt 1 view .LVU30
 194:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 156              		.loc 1 194 25 is_stmt 0 view .LVU31
 157 0008 0A4B     		ldr	r3, .L11+8
 158 000a 4360     		str	r3, [r0, #4]
 195:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 159              		.loc 1 195 3 is_stmt 1 view .LVU32
 195:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 160              		.loc 1 195 24 is_stmt 0 view .LVU33
ARM GAS  /tmp/cc9oO36p.s 			page 10


 161 000c 0023     		movs	r3, #0
 162 000e 8360     		str	r3, [r0, #8]
 196:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 163              		.loc 1 196 3 is_stmt 1 view .LVU34
 196:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 164              		.loc 1 196 26 is_stmt 0 view .LVU35
 165 0010 C360     		str	r3, [r0, #12]
 197:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 166              		.loc 1 197 3 is_stmt 1 view .LVU36
 197:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 167              		.loc 1 197 29 is_stmt 0 view .LVU37
 168 0012 4FF48042 		mov	r2, #16384
 169 0016 0261     		str	r2, [r0, #16]
 198:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 170              		.loc 1 198 3 is_stmt 1 view .LVU38
 198:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 171              		.loc 1 198 30 is_stmt 0 view .LVU39
 172 0018 4361     		str	r3, [r0, #20]
 199:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 173              		.loc 1 199 3 is_stmt 1 view .LVU40
 199:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 174              		.loc 1 199 26 is_stmt 0 view .LVU41
 175 001a 8361     		str	r3, [r0, #24]
 200:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 176              		.loc 1 200 3 is_stmt 1 view .LVU42
 200:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 177              		.loc 1 200 30 is_stmt 0 view .LVU43
 178 001c C361     		str	r3, [r0, #28]
 201:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 179              		.loc 1 201 3 is_stmt 1 view .LVU44
 201:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 180              		.loc 1 201 28 is_stmt 0 view .LVU45
 181 001e 0362     		str	r3, [r0, #32]
 202:Core/Src/main.c ****   {
 182              		.loc 1 202 3 is_stmt 1 view .LVU46
 202:Core/Src/main.c ****   {
 183              		.loc 1 202 7 is_stmt 0 view .LVU47
 184 0020 FFF7FEFF 		bl	HAL_I2C_Init
 185              	.LVL0:
 202:Core/Src/main.c ****   {
 186              		.loc 1 202 6 view .LVU48
 187 0024 00B9     		cbnz	r0, .L10
 210:Core/Src/main.c **** 
 188              		.loc 1 210 1 view .LVU49
 189 0026 08BD     		pop	{r3, pc}
 190              	.L10:
 204:Core/Src/main.c ****   }
 191              		.loc 1 204 5 is_stmt 1 view .LVU50
 192 0028 FFF7FEFF 		bl	Error_Handler
 193              	.LVL1:
 194              	.L12:
 195              		.align	2
 196              	.L11:
 197 002c 00000000 		.word	.LANCHOR0
 198 0030 00540040 		.word	1073763328
 199 0034 A0860100 		.word	100000
 200              		.cfi_endproc
ARM GAS  /tmp/cc9oO36p.s 			page 11


 201              	.LFE68:
 203              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 204              		.align	1
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu softvfp
 210              	MX_USART1_UART_Init:
 211              	.LFB69:
 218:Core/Src/main.c **** 
 212              		.loc 1 218 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI3:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 227:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 221              		.loc 1 227 3 view .LVU52
 227:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 222              		.loc 1 227 19 is_stmt 0 view .LVU53
 223 0002 0A48     		ldr	r0, .L17
 224 0004 0A4B     		ldr	r3, .L17+4
 225 0006 0360     		str	r3, [r0]
 228:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 226              		.loc 1 228 3 is_stmt 1 view .LVU54
 228:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 227              		.loc 1 228 24 is_stmt 0 view .LVU55
 228 0008 4FF4E133 		mov	r3, #115200
 229 000c 4360     		str	r3, [r0, #4]
 229:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 230              		.loc 1 229 3 is_stmt 1 view .LVU56
 229:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 231              		.loc 1 229 26 is_stmt 0 view .LVU57
 232 000e 0023     		movs	r3, #0
 233 0010 8360     		str	r3, [r0, #8]
 230:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 234              		.loc 1 230 3 is_stmt 1 view .LVU58
 230:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 235              		.loc 1 230 24 is_stmt 0 view .LVU59
 236 0012 C360     		str	r3, [r0, #12]
 231:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 237              		.loc 1 231 3 is_stmt 1 view .LVU60
 231:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 238              		.loc 1 231 22 is_stmt 0 view .LVU61
 239 0014 0361     		str	r3, [r0, #16]
 232:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 240              		.loc 1 232 3 is_stmt 1 view .LVU62
 232:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 241              		.loc 1 232 20 is_stmt 0 view .LVU63
 242 0016 0C22     		movs	r2, #12
 243 0018 4261     		str	r2, [r0, #20]
 233:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 244              		.loc 1 233 3 is_stmt 1 view .LVU64
 233:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  /tmp/cc9oO36p.s 			page 12


 245              		.loc 1 233 25 is_stmt 0 view .LVU65
 246 001a 8361     		str	r3, [r0, #24]
 234:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 247              		.loc 1 234 3 is_stmt 1 view .LVU66
 234:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 248              		.loc 1 234 28 is_stmt 0 view .LVU67
 249 001c C361     		str	r3, [r0, #28]
 235:Core/Src/main.c ****   {
 250              		.loc 1 235 3 is_stmt 1 view .LVU68
 235:Core/Src/main.c ****   {
 251              		.loc 1 235 7 is_stmt 0 view .LVU69
 252 001e FFF7FEFF 		bl	HAL_UART_Init
 253              	.LVL2:
 235:Core/Src/main.c ****   {
 254              		.loc 1 235 6 view .LVU70
 255 0022 00B9     		cbnz	r0, .L16
 243:Core/Src/main.c **** 
 256              		.loc 1 243 1 view .LVU71
 257 0024 08BD     		pop	{r3, pc}
 258              	.L16:
 237:Core/Src/main.c ****   }
 259              		.loc 1 237 5 is_stmt 1 view .LVU72
 260 0026 FFF7FEFF 		bl	Error_Handler
 261              	.LVL3:
 262              	.L18:
 263 002a 00BF     		.align	2
 264              	.L17:
 265 002c 00000000 		.word	.LANCHOR1
 266 0030 00380140 		.word	1073821696
 267              		.cfi_endproc
 268              	.LFE69:
 270              		.section	.text.SystemClock_Config,"ax",%progbits
 271              		.align	1
 272              		.global	SystemClock_Config
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu softvfp
 278              	SystemClock_Config:
 279              	.LFB67:
 144:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 280              		.loc 1 144 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 64
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 00B5     		push	{lr}
 285              	.LCFI4:
 286              		.cfi_def_cfa_offset 4
 287              		.cfi_offset 14, -4
 288 0002 91B0     		sub	sp, sp, #68
 289              	.LCFI5:
 290              		.cfi_def_cfa_offset 72
 145:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 291              		.loc 1 145 3 view .LVU74
 145:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 292              		.loc 1 145 22 is_stmt 0 view .LVU75
 293 0004 2822     		movs	r2, #40
ARM GAS  /tmp/cc9oO36p.s 			page 13


 294 0006 0021     		movs	r1, #0
 295 0008 06A8     		add	r0, sp, #24
 296 000a FFF7FEFF 		bl	memset
 297              	.LVL4:
 146:Core/Src/main.c **** 
 298              		.loc 1 146 3 is_stmt 1 view .LVU76
 146:Core/Src/main.c **** 
 299              		.loc 1 146 22 is_stmt 0 view .LVU77
 300 000e 0023     		movs	r3, #0
 301 0010 0193     		str	r3, [sp, #4]
 302 0012 0293     		str	r3, [sp, #8]
 303 0014 0393     		str	r3, [sp, #12]
 304 0016 0493     		str	r3, [sp, #16]
 305 0018 0593     		str	r3, [sp, #20]
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 306              		.loc 1 151 3 is_stmt 1 view .LVU78
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 307              		.loc 1 151 36 is_stmt 0 view .LVU79
 308 001a 0122     		movs	r2, #1
 309 001c 0692     		str	r2, [sp, #24]
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 310              		.loc 1 152 3 is_stmt 1 view .LVU80
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 311              		.loc 1 152 30 is_stmt 0 view .LVU81
 312 001e 4FF48033 		mov	r3, #65536
 313 0022 0793     		str	r3, [sp, #28]
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 314              		.loc 1 153 3 is_stmt 1 view .LVU82
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 315              		.loc 1 154 3 view .LVU83
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 316              		.loc 1 154 30 is_stmt 0 view .LVU84
 317 0024 0A92     		str	r2, [sp, #40]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 318              		.loc 1 155 3 is_stmt 1 view .LVU85
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 319              		.loc 1 155 34 is_stmt 0 view .LVU86
 320 0026 0222     		movs	r2, #2
 321 0028 0D92     		str	r2, [sp, #52]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 322              		.loc 1 156 3 is_stmt 1 view .LVU87
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 323              		.loc 1 156 35 is_stmt 0 view .LVU88
 324 002a 0E93     		str	r3, [sp, #56]
 157:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 325              		.loc 1 157 3 is_stmt 1 view .LVU89
 157:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 326              		.loc 1 157 32 is_stmt 0 view .LVU90
 327 002c 4FF4E013 		mov	r3, #1835008
 328 0030 0F93     		str	r3, [sp, #60]
 158:Core/Src/main.c ****   {
 329              		.loc 1 158 3 is_stmt 1 view .LVU91
 158:Core/Src/main.c ****   {
 330              		.loc 1 158 7 is_stmt 0 view .LVU92
 331 0032 06A8     		add	r0, sp, #24
 332 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 333              	.LVL5:
ARM GAS  /tmp/cc9oO36p.s 			page 14


 158:Core/Src/main.c ****   {
 334              		.loc 1 158 6 view .LVU93
 335 0038 80B9     		cbnz	r0, .L23
 165:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 336              		.loc 1 165 3 is_stmt 1 view .LVU94
 165:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 337              		.loc 1 165 31 is_stmt 0 view .LVU95
 338 003a 0F23     		movs	r3, #15
 339 003c 0193     		str	r3, [sp, #4]
 167:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 340              		.loc 1 167 3 is_stmt 1 view .LVU96
 167:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 341              		.loc 1 167 34 is_stmt 0 view .LVU97
 342 003e 0221     		movs	r1, #2
 343 0040 0291     		str	r1, [sp, #8]
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 344              		.loc 1 168 3 is_stmt 1 view .LVU98
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 345              		.loc 1 168 35 is_stmt 0 view .LVU99
 346 0042 0023     		movs	r3, #0
 347 0044 0393     		str	r3, [sp, #12]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 348              		.loc 1 169 3 is_stmt 1 view .LVU100
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 349              		.loc 1 169 36 is_stmt 0 view .LVU101
 350 0046 4FF48062 		mov	r2, #1024
 351 004a 0492     		str	r2, [sp, #16]
 170:Core/Src/main.c **** 
 352              		.loc 1 170 3 is_stmt 1 view .LVU102
 170:Core/Src/main.c **** 
 353              		.loc 1 170 36 is_stmt 0 view .LVU103
 354 004c 0593     		str	r3, [sp, #20]
 172:Core/Src/main.c ****   {
 355              		.loc 1 172 3 is_stmt 1 view .LVU104
 172:Core/Src/main.c ****   {
 356              		.loc 1 172 7 is_stmt 0 view .LVU105
 357 004e 01A8     		add	r0, sp, #4
 358 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 359              	.LVL6:
 172:Core/Src/main.c ****   {
 360              		.loc 1 172 6 view .LVU106
 361 0054 20B9     		cbnz	r0, .L24
 176:Core/Src/main.c **** 
 362              		.loc 1 176 1 view .LVU107
 363 0056 11B0     		add	sp, sp, #68
 364              	.LCFI6:
 365              		.cfi_remember_state
 366              		.cfi_def_cfa_offset 4
 367              		@ sp needed
 368 0058 5DF804FB 		ldr	pc, [sp], #4
 369              	.L23:
 370              	.LCFI7:
 371              		.cfi_restore_state
 160:Core/Src/main.c ****   }
 372              		.loc 1 160 5 is_stmt 1 view .LVU108
 373 005c FFF7FEFF 		bl	Error_Handler
 374              	.LVL7:
ARM GAS  /tmp/cc9oO36p.s 			page 15


 375              	.L24:
 174:Core/Src/main.c ****   }
 376              		.loc 1 174 5 view .LVU109
 377 0060 FFF7FEFF 		bl	Error_Handler
 378              	.LVL8:
 379              		.cfi_endproc
 380              	.LFE67:
 382              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 383              		.align	2
 384              	.LC0:
 385 0000 30782558 		.ascii	"0x%X\000"
 385      00
 386              		.section	.text.main,"ax",%progbits
 387              		.align	1
 388              		.global	main
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 392              		.fpu softvfp
 394              	main:
 395              	.LFB66:
  76:Core/Src/main.c **** 
 396              		.loc 1 76 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400 0000 38B5     		push	{r3, r4, r5, lr}
 401              	.LCFI8:
 402              		.cfi_def_cfa_offset 16
 403              		.cfi_offset 3, -16
 404              		.cfi_offset 4, -12
 405              		.cfi_offset 5, -8
 406              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 407              		.loc 1 79 3 view .LVU111
 408              	.LVL9:
  86:Core/Src/main.c **** 
 409              		.loc 1 86 3 view .LVU112
 410 0002 FFF7FEFF 		bl	HAL_Init
 411              	.LVL10:
  89:Core/Src/main.c ****   /* USER CODE END Init */
 412              		.loc 1 89 4 view .LVU113
 413 0006 6420     		movs	r0, #100
 414 0008 FFF7FEFF 		bl	HAL_Delay
 415              	.LVL11:
  93:Core/Src/main.c **** 
 416              		.loc 1 93 3 view .LVU114
 417 000c FFF7FEFF 		bl	SystemClock_Config
 418              	.LVL12:
 100:Core/Src/main.c ****   MX_I2C1_Init();
 419              		.loc 1 100 3 view .LVU115
 420 0010 FFF7FEFF 		bl	MX_GPIO_Init
 421              	.LVL13:
 101:Core/Src/main.c ****   MX_USART1_UART_Init();
 422              		.loc 1 101 3 view .LVU116
 423 0014 FFF7FEFF 		bl	MX_I2C1_Init
 424              	.LVL14:
ARM GAS  /tmp/cc9oO36p.s 			page 16


 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 425              		.loc 1 102 3 view .LVU117
 426 0018 FFF7FEFF 		bl	MX_USART1_UART_Init
 427              	.LVL15:
 105:Core/Src/main.c **** 
 428              		.loc 1 105 3 view .LVU118
 429 001c 4FF47A70 		mov	r0, #1000
 430 0020 FFF7FEFF 		bl	HAL_Delay
 431              	.LVL16:
 108:Core/Src/main.c ****     for(i=1; i<128; i++)
 432              		.loc 1 108 5 view .LVU119
 433 0024 42F21073 		movw	r3, #10000
 434 0028 1A22     		movs	r2, #26
 435 002a 1849     		ldr	r1, .L33
 436 002c 1848     		ldr	r0, .L33+4
 437 002e FFF7FEFF 		bl	HAL_UART_Transmit
 438              	.LVL17:
 109:Core/Src/main.c ****     {
 439              		.loc 1 109 5 view .LVU120
 109:Core/Src/main.c ****     {
 440              		.loc 1 109 10 is_stmt 0 view .LVU121
 441 0032 0124     		movs	r4, #1
 109:Core/Src/main.c ****     {
 442              		.loc 1 109 5 view .LVU122
 443 0034 0EE0     		b	.L26
 444              	.LVL18:
 445              	.L27:
 116:Core/Src/main.c ****         {
 446              		.loc 1 116 14 is_stmt 1 view .LVU123
 118:Core/Src/main.c ****             HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), 10000);
 447              		.loc 1 118 13 view .LVU124
 448 0036 174D     		ldr	r5, .L33+8
 449 0038 2246     		mov	r2, r4
 450 003a 1749     		ldr	r1, .L33+12
 451 003c 2846     		mov	r0, r5
 452              	.LVL19:
 118:Core/Src/main.c ****             HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), 10000);
 453              		.loc 1 118 13 is_stmt 0 view .LVU125
 454 003e FFF7FEFF 		bl	sprintf
 455              	.LVL20:
 119:Core/Src/main.c ****         }
 456              		.loc 1 119 13 is_stmt 1 view .LVU126
 457 0042 42F21073 		movw	r3, #10000
 458 0046 1922     		movs	r2, #25
 459 0048 2946     		mov	r1, r5
 460 004a 1148     		ldr	r0, .L33+4
 461 004c FFF7FEFF 		bl	HAL_UART_Transmit
 462              	.LVL21:
 463              	.L28:
 109:Core/Src/main.c ****     {
 464              		.loc 1 109 21 discriminator 2 view .LVU127
 109:Core/Src/main.c ****     {
 465              		.loc 1 109 22 is_stmt 0 discriminator 2 view .LVU128
 466 0050 0134     		adds	r4, r4, #1
 467              	.LVL22:
 109:Core/Src/main.c ****     {
 468              		.loc 1 109 22 discriminator 2 view .LVU129
ARM GAS  /tmp/cc9oO36p.s 			page 17


 469 0052 E4B2     		uxtb	r4, r4
 470              	.LVL23:
 471              	.L26:
 109:Core/Src/main.c ****     {
 472              		.loc 1 109 14 is_stmt 1 discriminator 1 view .LVU130
 109:Core/Src/main.c ****     {
 473              		.loc 1 109 5 is_stmt 0 discriminator 1 view .LVU131
 474 0054 14F0800F 		tst	r4, #128
 475 0058 0FD1     		bne	.L32
 111:Core/Src/main.c ****         if (ret != HAL_OK) /* No ACK Received At That Address */
 476              		.loc 1 111 9 is_stmt 1 view .LVU132
 111:Core/Src/main.c ****         if (ret != HAL_OK) /* No ACK Received At That Address */
 477              		.loc 1 111 15 is_stmt 0 view .LVU133
 478 005a 0523     		movs	r3, #5
 479 005c 0322     		movs	r2, #3
 480 005e 6100     		lsls	r1, r4, #1
 481 0060 0E48     		ldr	r0, .L33+16
 482 0062 FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 483              	.LVL24:
 112:Core/Src/main.c ****         {
 484              		.loc 1 112 9 is_stmt 1 view .LVU134
 112:Core/Src/main.c ****         {
 485              		.loc 1 112 12 is_stmt 0 view .LVU135
 486 0066 0028     		cmp	r0, #0
 487 0068 E5D0     		beq	.L27
 114:Core/Src/main.c ****         }
 488              		.loc 1 114 13 is_stmt 1 view .LVU136
 489 006a 42F21073 		movw	r3, #10000
 490 006e 0422     		movs	r2, #4
 491 0070 0B49     		ldr	r1, .L33+20
 492 0072 0748     		ldr	r0, .L33+4
 493              	.LVL25:
 114:Core/Src/main.c ****         }
 494              		.loc 1 114 13 is_stmt 0 view .LVU137
 495 0074 FFF7FEFF 		bl	HAL_UART_Transmit
 496              	.LVL26:
 497 0078 EAE7     		b	.L28
 498              	.L32:
 122:Core/Src/main.c ****     /*--[ Scanning Done ]--*/
 499              		.loc 1 122 5 is_stmt 1 view .LVU138
 500 007a 42F21073 		movw	r3, #10000
 501 007e 0B22     		movs	r2, #11
 502 0080 0849     		ldr	r1, .L33+24
 503 0082 0348     		ldr	r0, .L33+4
 504 0084 FFF7FEFF 		bl	HAL_UART_Transmit
 505              	.LVL27:
 506              	.L30:
 130:Core/Src/main.c ****   {
 507              		.loc 1 130 3 discriminator 1 view .LVU139
 135:Core/Src/main.c ****   /* USER CODE END 3 */
 508              		.loc 1 135 3 discriminator 1 view .LVU140
 130:Core/Src/main.c ****   {
 509              		.loc 1 130 9 discriminator 1 view .LVU141
 510 0088 FEE7     		b	.L30
 511              	.L34:
 512 008a 00BF     		.align	2
 513              	.L33:
ARM GAS  /tmp/cc9oO36p.s 			page 18


 514 008c 00000000 		.word	.LANCHOR2
 515 0090 00000000 		.word	.LANCHOR1
 516 0094 00000000 		.word	.LANCHOR4
 517 0098 00000000 		.word	.LC0
 518 009c 00000000 		.word	.LANCHOR0
 519 00a0 00000000 		.word	.LANCHOR3
 520 00a4 00000000 		.word	.LANCHOR5
 521              		.cfi_endproc
 522              	.LFE66:
 524              		.global	huart1
 525              		.global	hi2c1
 526              		.global	EndMSG
 527              		.global	StartMSG
 528              		.global	Space
 529              		.global	Buffer
 530              		.section	.bss.Buffer,"aw",%nobits
 531              		.align	2
 532              		.set	.LANCHOR4,. + 0
 535              	Buffer:
 536 0000 00000000 		.space	25
 536      00000000 
 536      00000000 
 536      00000000 
 536      00000000 
 537              		.section	.bss.hi2c1,"aw",%nobits
 538              		.align	2
 539              		.set	.LANCHOR0,. + 0
 542              	hi2c1:
 543 0000 00000000 		.space	84
 543      00000000 
 543      00000000 
 543      00000000 
 543      00000000 
 544              		.section	.bss.huart1,"aw",%nobits
 545              		.align	2
 546              		.set	.LANCHOR1,. + 0
 549              	huart1:
 550 0000 00000000 		.space	72
 550      00000000 
 550      00000000 
 550      00000000 
 550      00000000 
 551              		.section	.data.EndMSG,"aw"
 552              		.align	2
 553              		.set	.LANCHOR5,. + 0
 556              	EndMSG:
 557 0000 446F6E65 		.ascii	"Done! \015\012\015\012\000"
 557      21200D0A 
 557      0D0A00
 558              		.section	.data.Space,"aw"
 559              		.align	2
 560              		.set	.LANCHOR3,. + 0
 563              	Space:
 564 0000 202D2000 		.ascii	" - \000"
 565              		.section	.data.StartMSG,"aw"
 566              		.align	2
 567              		.set	.LANCHOR2,. + 0
ARM GAS  /tmp/cc9oO36p.s 			page 19


 570              	StartMSG:
 571 0000 53746172 		.ascii	"Starting I2C Scanning: \015\012\000"
 571      74696E67 
 571      20493243 
 571      20536361 
 571      6E6E696E 
 572              		.text
 573              	.Letext0:
 574              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 575              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 576              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 577              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 578              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 579              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 580              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 581              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 582              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 583              		.file 12 "/usr/include/newlib/stdio.h"
 584              		.file 13 "<built-in>"
ARM GAS  /tmp/cc9oO36p.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc9oO36p.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc9oO36p.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc9oO36p.s:89     .text.MX_GPIO_Init:0000000000000040 $d
     /tmp/cc9oO36p.s:94     .text.Error_Handler:0000000000000000 $t
     /tmp/cc9oO36p.s:101    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc9oO36p.s:133    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/cc9oO36p.s:139    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/cc9oO36p.s:197    .text.MX_I2C1_Init:000000000000002c $d
     /tmp/cc9oO36p.s:204    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/cc9oO36p.s:210    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/cc9oO36p.s:265    .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/cc9oO36p.s:271    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc9oO36p.s:278    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc9oO36p.s:383    .rodata.main.str1.4:0000000000000000 $d
     /tmp/cc9oO36p.s:387    .text.main:0000000000000000 $t
     /tmp/cc9oO36p.s:394    .text.main:0000000000000000 main
     /tmp/cc9oO36p.s:514    .text.main:000000000000008c $d
     /tmp/cc9oO36p.s:549    .bss.huart1:0000000000000000 huart1
     /tmp/cc9oO36p.s:542    .bss.hi2c1:0000000000000000 hi2c1
     /tmp/cc9oO36p.s:556    .data.EndMSG:0000000000000000 EndMSG
     /tmp/cc9oO36p.s:570    .data.StartMSG:0000000000000000 StartMSG
     /tmp/cc9oO36p.s:563    .data.Space:0000000000000000 Space
     /tmp/cc9oO36p.s:535    .bss.Buffer:0000000000000000 Buffer
     /tmp/cc9oO36p.s:531    .bss.Buffer:0000000000000000 $d
     /tmp/cc9oO36p.s:538    .bss.hi2c1:0000000000000000 $d
     /tmp/cc9oO36p.s:545    .bss.huart1:0000000000000000 $d
     /tmp/cc9oO36p.s:552    .data.EndMSG:0000000000000000 $d
     /tmp/cc9oO36p.s:559    .data.Space:0000000000000000 $d
     /tmp/cc9oO36p.s:566    .data.StartMSG:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
HAL_UART_Transmit
sprintf
HAL_I2C_IsDeviceReady
