// Seed: 2384906384
module module_0;
  id_1 :
  assert property (@(posedge 1) id_1)
  else $display(1);
  id_3(
      .id_0((1) + 1'd0), .id_1(1), .id_2(1), .id_3(id_2)
  );
  wire id_4;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
);
  always @(posedge 'h0 or posedge 1 & id_0 & id_0 & 1) id_1 <= 1;
  logic [7:0] id_3;
  module_0();
  tri1 id_4 = 1;
  assign id_1 = 1;
  assign id_3[1<<1] = "";
endmodule
