var group___d_b_i =
[
    [ "dbi working mode definition", "group___d_b_i___m_o_d_e.html", "group___d_b_i___m_o_d_e" ],
    [ "dbi fifo input pixel format, the FIFO are filled in 32-bits width definition", "group___d_b_i___p_i_x_e_l___i_n_p_u_t___f_o_r_m_a_t.html", "group___d_b_i___p_i_x_e_l___i_n_p_u_t___f_o_r_m_a_t" ],
    [ "dbi output pixel format definition", "group___d_b_i___p_i_x_e_l___o_u_t_p_u_t___f_o_r_m_a_t.html", "group___d_b_i___p_i_x_e_l___o_u_t_p_u_t___f_o_r_m_a_t" ],
    [ "dbi clock phase and polarity definition", "group___d_b_i___c_l_o_c_k___m_o_d_e.html", "group___d_b_i___c_l_o_c_k___m_o_d_e" ],
    [ "dbi qspi wire num definition", "group___d_b_i___q_s_p_i___w_i_r_e___n_u_m.html", "group___d_b_i___q_s_p_i___w_i_r_e___n_u_m" ],
    [ "dbi interrupt status definition", "group___s_p_i___i_n_t_s_t_s.html", "group___s_p_i___i_n_t_s_t_s" ],
    [ "dbi interrupt clear definition", "group___d_b_i___i_n_t_c_l_r.html", "group___d_b_i___i_n_t_c_l_r" ],
    [ "dbi feature control cmd definition", "group___d_b_i___c_m_d.html", "group___d_b_i___c_m_d" ],
    [ "DBI_WRITE_PIXEL_CNT_MAX", "group___d_b_i.html#gae42d3415d7ddd420b74b6ebfa6333f16", null ]
];