

================================================================
== Vivado HLS Report for 'fft_streaming'
================================================================
* Date:           Sat Aug  1 16:08:11 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.148|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  18613|  19637|  13314|  14338| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+-------+-------+-------+-------+---------+
        |                   |                |    Latency    |    Interval   | Pipeline|
        |      Instance     |     Module     |  min  |  max  |  min  |  max  |   Type  |
        +-------------------+----------------+-------+-------+-------+-------+---------+
        |fft_stage_1240_U0  |fft_stage_1240  |    529|    529|    529|    529|   none  |
        |fft_stage_1241_U0  |fft_stage_1241  |    529|    529|    529|    529|   none  |
        |fft_stage_1239_U0  |fft_stage_1239  |    529|    529|    529|    529|   none  |
        |fft_stage_1237_U0  |fft_stage_1237  |    529|    529|    529|    529|   none  |
        |fft_stage_1238_U0  |fft_stage_1238  |    529|    529|    529|    529|   none  |
        |fft_stage_1242_U0  |fft_stage_1242  |    529|    529|    529|    529|   none  |
        |fft_stage_1243_U0  |fft_stage_1243  |    529|    529|    529|    529|   none  |
        |fft_stage_1244_U0  |fft_stage_1244  |    529|    529|    529|    529|   none  |
        |fft_stage245_U0    |fft_stage245    |    529|    529|    529|    529|   none  |
        |fft_stage_1236_U0  |fft_stage_1236  |    529|    529|    529|    529|   none  |
        |bit_reverse235_U0  |bit_reverse235  |  13313|  14337|  13313|  14337|   none  |
        +-------------------+----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    122|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       18|    234|   26207|  38832|    -|
|Memory           |       40|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    180|    -|
|Register         |        -|      -|      20|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       58|    234|   26227|  39134|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       20|    106|      24|     73|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+------+------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------+----------------+---------+-------+------+------+-----+
    |bit_reverse235_U0  |bit_reverse235  |        0|      0|   118|   206|    0|
    |fft_stage245_U0    |fft_stage245    |        2|     24|  2558|  3821|    0|
    |fft_stage_1236_U0  |fft_stage_1236  |        0|     18|  2343|  3274|    0|
    |fft_stage_1237_U0  |fft_stage_1237  |        2|     24|  2645|  3941|    0|
    |fft_stage_1238_U0  |fft_stage_1238  |        2|     24|  2646|  3943|    0|
    |fft_stage_1239_U0  |fft_stage_1239  |        2|     24|  2647|  3942|    0|
    |fft_stage_1240_U0  |fft_stage_1240  |        2|     24|  2648|  3944|    0|
    |fft_stage_1241_U0  |fft_stage_1241  |        2|     24|  2649|  3944|    0|
    |fft_stage_1242_U0  |fft_stage_1242  |        2|     24|  2650|  3942|    0|
    |fft_stage_1243_U0  |fft_stage_1243  |        2|     24|  2651|  3939|    0|
    |fft_stage_1244_U0  |fft_stage_1244  |        2|     24|  2652|  3936|    0|
    +-------------------+----------------+---------+-------+------+------+-----+
    |Total              |                |       18|    234| 26207| 38832|    0|
    +-------------------+----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage_R_0_U  |fft_streaming_Staudo  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_0_U  |fft_streaming_Staudo  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_1_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_2_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_3_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_4_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_5_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_6_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_7_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_8_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_9_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_1_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_2_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_3_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_4_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_5_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_6_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_7_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_8_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_9_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |       40|  0|   0|    0| 20480|  640|    40|      1310720|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_Stage_I_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_7        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_8        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_9        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_7        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_8        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_9        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                          |    and   |      0|  0|   2|           1|           1|
    |bit_reverse235_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage245_U0_ap_start         |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1236_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1236_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1237_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1237_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1238_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1238_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1239_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1239_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1240_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1240_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1241_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1241_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1242_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1242_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1243_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1243_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1244_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1244_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_7  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_8  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_9  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_7  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_8  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_9  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 122|          61|          61|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_9  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_9  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 180|         40|   20|         40|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_9  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_9  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 20|   0|   20|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_start        |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_done         | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_ready        | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_idle         | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_d0          | out |   32|  ap_memory |      X_R      |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R      |     array    |
|X_R_we0         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_d1          | out |   32|  ap_memory |      X_R      |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R      |     array    |
|X_R_we1         | out |    1|  ap_memory |      X_R      |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_d0          | out |   32|  ap_memory |      X_I      |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I      |     array    |
|X_I_we0         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_d1          | out |   32|  ap_memory |      X_I      |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I      |     array    |
|X_I_we1         | out |    1|  ap_memory |      X_I      |     array    |
|OUT_R_address0  | out |   10|  ap_memory |     OUT_R     |     array    |
|OUT_R_ce0       | out |    1|  ap_memory |     OUT_R     |     array    |
|OUT_R_d0        | out |   32|  ap_memory |     OUT_R     |     array    |
|OUT_R_q0        |  in |   32|  ap_memory |     OUT_R     |     array    |
|OUT_R_we0       | out |    1|  ap_memory |     OUT_R     |     array    |
|OUT_R_address1  | out |   10|  ap_memory |     OUT_R     |     array    |
|OUT_R_ce1       | out |    1|  ap_memory |     OUT_R     |     array    |
|OUT_R_d1        | out |   32|  ap_memory |     OUT_R     |     array    |
|OUT_R_q1        |  in |   32|  ap_memory |     OUT_R     |     array    |
|OUT_R_we1       | out |    1|  ap_memory |     OUT_R     |     array    |
|OUT_I_address0  | out |   10|  ap_memory |     OUT_I     |     array    |
|OUT_I_ce0       | out |    1|  ap_memory |     OUT_I     |     array    |
|OUT_I_d0        | out |   32|  ap_memory |     OUT_I     |     array    |
|OUT_I_q0        |  in |   32|  ap_memory |     OUT_I     |     array    |
|OUT_I_we0       | out |    1|  ap_memory |     OUT_I     |     array    |
|OUT_I_address1  | out |   10|  ap_memory |     OUT_I     |     array    |
|OUT_I_ce1       | out |    1|  ap_memory |     OUT_I     |     array    |
|OUT_I_d1        | out |   32|  ap_memory |     OUT_I     |     array    |
|OUT_I_q1        |  in |   32|  ap_memory |     OUT_I     |     array    |
|OUT_I_we1       | out |    1|  ap_memory |     OUT_I     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

