-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity getClustersInTower is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    crystals_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of getClustersInTower is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal crystals_4_0_read_1_reg_668 : STD_LOGIC_VECTOR (15 downto 0);
    signal crystals_1_0_read_1_reg_673 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_256_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_reg_678 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_262_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_reg_683 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_fu_268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_reg_688 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_fu_274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_reg_693 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_fu_280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_reg_698 : STD_LOGIC_VECTOR (15 downto 0);
    signal crystals_3_0_read_1_reg_703 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal crystals_2_0_read_1_reg_708 : STD_LOGIC_VECTOR (15 downto 0);
    signal crystals_0_0_read_1_reg_713 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_0_fu_297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_0_reg_718 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_1_fu_314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_1_reg_724 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_fu_320_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_reg_730 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_326_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_reg_735 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_4_fu_343_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_4_reg_740 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_fu_349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_reg_746 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_1_fu_365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_1_reg_751 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_etaStripSum_1_reg_751 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_fu_371_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_reg_759 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp29_fu_377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp29_reg_764 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_4_fu_393_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_4_reg_769 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_etaStripSum_4_reg_769 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_2_fu_410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_2_reg_777 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal phiStripSum_3_fu_427_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phiStripSum_3_reg_783 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_0_fu_443_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_0_reg_789 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_2_fu_459_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_2_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_3_fu_475_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal etaStripSum_3_reg_804 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_fu_481_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_reg_812 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_4_fu_493_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_4_reg_817 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal grp_getPeakBinOf5_fu_236_ap_return : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_reg_824 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_getPeakBinOf5_fu_246_ap_return : STD_LOGIC_VECTOR (2 downto 0);
    signal peakPhi_write_assign_reg_836 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_46_cast_cast_fu_499_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_46_cast_cast_reg_841 : STD_LOGIC_VECTOR (3 downto 0);
    signal eta_3_fu_503_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal eta_3_reg_846 : STD_LOGIC_VECTOR (3 downto 0);
    signal clusterET_1_fu_541_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_reg_851 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_1_fu_564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_1_reg_861 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_2_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_2_reg_866 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel2_fu_614_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal newSel2_reg_871 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal ap_port_reg_crystals_0_0_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_0_1_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_0_2_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_0_3_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_0_4_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_1_2_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_1_3_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_2_0_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_2_1_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_2_2_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_2_3_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_2_4_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_3_0_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_3_1_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_3_2_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_3_3_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_3_4_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_4_2_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_crystals_4_3_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getPeakBinOf5_fu_236_ap_start : STD_LOGIC;
    signal grp_getPeakBinOf5_fu_236_ap_done : STD_LOGIC;
    signal grp_getPeakBinOf5_fu_236_ap_idle : STD_LOGIC;
    signal grp_getPeakBinOf5_fu_236_ap_ready : STD_LOGIC;
    signal grp_getPeakBinOf5_fu_246_ap_start : STD_LOGIC;
    signal grp_getPeakBinOf5_fu_246_ap_done : STD_LOGIC;
    signal grp_getPeakBinOf5_fu_246_ap_idle : STD_LOGIC;
    signal grp_getPeakBinOf5_fu_246_ap_ready : STD_LOGIC;
    signal ap_reg_grp_getPeakBinOf5_fu_236_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_reg_grp_getPeakBinOf5_fu_246_ap_start : STD_LOGIC := '0';
    signal tmp_fu_286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_303_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_309_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_fu_338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_fu_355_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_fu_383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_fu_389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_399_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_405_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_416_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_fu_422_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_433_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_439_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_fu_449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_fu_455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_fu_465_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_fu_471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp34_fu_485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_fu_489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_530_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_4_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_530_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_554_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal eta_3_2_fu_570_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sel_tmp4_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_596_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal newSel1_fu_608_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_1_fu_622_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_2_fu_627_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mrv_trunc_ext_fu_639_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mrv_1_trunc_ext_fu_648_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_2_fu_632_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component getPeakBinOf5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        et_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        et_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        et_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        et_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        et_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        etSum : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component getClustersInCardbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_getPeakBinOf5_fu_236 : component getPeakBinOf5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getPeakBinOf5_fu_236_ap_start,
        ap_done => grp_getPeakBinOf5_fu_236_ap_done,
        ap_idle => grp_getPeakBinOf5_fu_236_ap_idle,
        ap_ready => grp_getPeakBinOf5_fu_236_ap_ready,
        et_0_read => etaStripSum_0_reg_789,
        et_1_read => etaStripSum_1_reg_751,
        et_2_read => etaStripSum_2_reg_796,
        et_3_read => etaStripSum_3_reg_804,
        et_4_read => etaStripSum_4_reg_769,
        etSum => tmp_42_4_reg_817,
        ap_return => grp_getPeakBinOf5_fu_236_ap_return);

    grp_getPeakBinOf5_fu_246 : component getPeakBinOf5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getPeakBinOf5_fu_246_ap_start,
        ap_done => grp_getPeakBinOf5_fu_246_ap_done,
        ap_idle => grp_getPeakBinOf5_fu_246_ap_idle,
        ap_ready => grp_getPeakBinOf5_fu_246_ap_ready,
        et_0_read => phiStripSum_0_reg_718,
        et_1_read => phiStripSum_1_reg_724,
        et_2_read => phiStripSum_2_reg_777,
        et_3_read => phiStripSum_3_reg_783,
        et_4_read => phiStripSum_4_reg_740,
        etSum => tmp_42_4_reg_817,
        ap_return => grp_getPeakBinOf5_fu_246_ap_return);

    getClustersInCardbkb_U7 : component getClustersInCardbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din1 => etaStripSum_0_reg_789,
        din2 => ap_pipeline_reg_pp0_iter1_etaStripSum_1_reg_751,
        din3 => etaStripSum_2_reg_796,
        din4 => etaStripSum_3_reg_804,
        din5 => ap_pipeline_reg_pp0_iter1_etaStripSum_4_reg_769,
        din6 => tmp_19_fu_530_p6,
        dout => tmp_19_fu_530_p7);

    getClustersInCardbkb_U8 : component getClustersInCardbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din1 => etaStripSum_0_reg_789,
        din2 => ap_pipeline_reg_pp0_iter1_etaStripSum_1_reg_751,
        din3 => etaStripSum_2_reg_796,
        din4 => etaStripSum_3_reg_804,
        din5 => ap_pipeline_reg_pp0_iter1_etaStripSum_4_reg_769,
        din6 => tmp_s_reg_824,
        dout => tmp_20_fu_554_p7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_getPeakBinOf5_fu_236_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_getPeakBinOf5_fu_236_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_reg_grp_getPeakBinOf5_fu_236_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_getPeakBinOf5_fu_236_ap_ready)) then 
                    ap_reg_grp_getPeakBinOf5_fu_236_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_getPeakBinOf5_fu_246_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_getPeakBinOf5_fu_246_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_reg_grp_getPeakBinOf5_fu_246_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_getPeakBinOf5_fu_246_ap_ready)) then 
                    ap_reg_grp_getPeakBinOf5_fu_246_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                ap_pipeline_reg_pp0_iter1_etaStripSum_1_reg_751 <= etaStripSum_1_reg_751;
                ap_pipeline_reg_pp0_iter1_etaStripSum_4_reg_769 <= etaStripSum_4_reg_769;
                crystals_0_0_read_1_reg_713 <= ap_port_reg_crystals_0_0_read;
                crystals_2_0_read_1_reg_708 <= ap_port_reg_crystals_2_0_read;
                crystals_3_0_read_1_reg_703 <= ap_port_reg_crystals_3_0_read;
                etaStripSum_1_reg_751 <= etaStripSum_1_fu_365_p2;
                etaStripSum_4_reg_769 <= etaStripSum_4_fu_393_p2;
                eta_3_reg_846 <= eta_3_fu_503_p2;
                peakPhi_write_assign_reg_836 <= grp_getPeakBinOf5_fu_246_ap_return;
                phiStripSum_0_reg_718 <= phiStripSum_0_fu_297_p2;
                phiStripSum_1_reg_724 <= phiStripSum_1_fu_314_p2;
                phiStripSum_4_reg_740 <= phiStripSum_4_fu_343_p2;
                tmp11_reg_730 <= tmp11_fu_320_p2;
                tmp14_reg_735 <= tmp14_fu_326_p2;
                tmp20_reg_746 <= tmp20_fu_349_p2;
                tmp26_reg_759 <= tmp26_fu_371_p2;
                tmp29_reg_764 <= tmp29_fu_377_p2;
                    tmp_46_cast_cast_reg_841(2 downto 0) <= tmp_46_cast_cast_fu_499_p1(2 downto 0);
                tmp_s_reg_824 <= grp_getPeakBinOf5_fu_236_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_port_reg_crystals_0_0_read <= crystals_0_0_read;
                ap_port_reg_crystals_0_1_read <= crystals_0_1_read;
                ap_port_reg_crystals_0_2_read <= crystals_0_2_read;
                ap_port_reg_crystals_0_3_read <= crystals_0_3_read;
                ap_port_reg_crystals_0_4_read <= crystals_0_4_read;
                ap_port_reg_crystals_1_2_read <= crystals_1_2_read;
                ap_port_reg_crystals_1_3_read <= crystals_1_3_read;
                ap_port_reg_crystals_2_0_read <= crystals_2_0_read;
                ap_port_reg_crystals_2_1_read <= crystals_2_1_read;
                ap_port_reg_crystals_2_2_read <= crystals_2_2_read;
                ap_port_reg_crystals_2_3_read <= crystals_2_3_read;
                ap_port_reg_crystals_2_4_read <= crystals_2_4_read;
                ap_port_reg_crystals_3_0_read <= crystals_3_0_read;
                ap_port_reg_crystals_3_1_read <= crystals_3_1_read;
                ap_port_reg_crystals_3_2_read <= crystals_3_2_read;
                ap_port_reg_crystals_3_3_read <= crystals_3_3_read;
                ap_port_reg_crystals_3_4_read <= crystals_3_4_read;
                ap_port_reg_crystals_4_2_read <= crystals_4_2_read;
                ap_port_reg_crystals_4_3_read <= crystals_4_3_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then
                clusterET_1_reg_851 <= clusterET_1_fu_541_p3;
                etaStripSum_0_reg_789 <= etaStripSum_0_fu_443_p2;
                etaStripSum_2_reg_796 <= etaStripSum_2_fu_459_p2;
                etaStripSum_3_reg_804 <= etaStripSum_3_fu_475_p2;
                newSel2_reg_871 <= newSel2_fu_614_p3;
                phiStripSum_2_reg_777 <= phiStripSum_2_fu_410_p2;
                phiStripSum_3_reg_783 <= phiStripSum_3_fu_427_p2;
                tmp35_reg_812 <= tmp35_fu_481_p2;
                tmp_48_1_reg_856 <= tmp_48_1_fu_549_p2;
                tmp_48_2_reg_866 <= tmp_48_2_fu_575_p2;
                tmp_50_1_reg_861 <= tmp_50_1_fu_564_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                crystals_1_0_read_1_reg_673 <= crystals_1_0_read;
                crystals_4_0_read_1_reg_668 <= crystals_4_0_read;
                tmp17_reg_688 <= tmp17_fu_268_p2;
                tmp23_reg_693 <= tmp23_fu_274_p2;
                tmp32_reg_698 <= tmp32_fu_280_p2;
                tmp5_reg_678 <= tmp5_fu_256_p2;
                tmp8_reg_683 <= tmp8_fu_262_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_42_4_reg_817 <= tmp_42_4_fu_493_p2;
            end if;
        end if;
    end process;
    tmp_46_cast_cast_reg_841(3) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
            when ap_ST_fsm_pp0_stage2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
            when ap_ST_fsm_pp0_stage3 => 
                if (not((ap_const_logic_1 = ap_pipeline_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
            when ap_ST_fsm_pp0_stage5 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5 downto 5);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= mrv_trunc_ext_fu_639_p1;
    ap_return_1 <= mrv_1_trunc_ext_fu_648_p1;
    ap_return_2 <= tmp_42_4_reg_817;
    ap_return_3 <= clusterET_1_2_fu_632_p3;
    clusterET_1_1_fu_622_p3 <= 
        tmp_50_1_reg_861 when (tmp_48_1_reg_856(0) = '1') else 
        clusterET_1_reg_851;
    clusterET_1_2_fu_632_p3 <= 
        tmp_50_2_fu_627_p2 when (tmp_48_2_reg_866(0) = '1') else 
        clusterET_1_1_fu_622_p3;
    clusterET_1_fu_541_p3 <= 
        tmp_19_fu_530_p7 when (or_cond_4_fu_519_p2(0) = '1') else 
        ap_const_lv16_0;
    etaStripSum_0_fu_443_p2 <= std_logic_vector(unsigned(tmp19_fu_433_p2) + unsigned(tmp21_fu_439_p2));
    etaStripSum_1_fu_365_p2 <= std_logic_vector(unsigned(tmp22_fu_355_p2) + unsigned(tmp24_fu_361_p2));
    etaStripSum_2_fu_459_p2 <= std_logic_vector(unsigned(tmp25_fu_449_p2) + unsigned(tmp27_fu_455_p2));
    etaStripSum_3_fu_475_p2 <= std_logic_vector(unsigned(tmp28_fu_465_p2) + unsigned(tmp30_fu_471_p2));
    etaStripSum_4_fu_393_p2 <= std_logic_vector(unsigned(tmp31_fu_383_p2) + unsigned(tmp33_fu_389_p2));
    eta_3_2_fu_570_p2 <= std_logic_vector(unsigned(tmp_46_cast_cast_reg_841) + unsigned(ap_const_lv4_1));
    eta_3_fu_503_p2 <= std_logic_vector(unsigned(tmp_46_cast_cast_fu_499_p1) + unsigned(ap_const_lv4_F));
    grp_getPeakBinOf5_fu_236_ap_start <= ap_reg_grp_getPeakBinOf5_fu_236_ap_start;
    grp_getPeakBinOf5_fu_246_ap_start <= ap_reg_grp_getPeakBinOf5_fu_246_ap_start;
    mrv_1_trunc_ext_fu_648_p1 <= std_logic_vector(resize(unsigned(peakPhi_write_assign_reg_836),16));
    mrv_trunc_ext_fu_639_p1 <= std_logic_vector(resize(unsigned(tmp_s_reg_824),16));
    newSel1_fu_608_p3 <= 
        etaStripSum_2_reg_796 when (sel_tmp_fu_581_p2(0) = '1') else 
        ap_pipeline_reg_pp0_iter1_etaStripSum_4_reg_769;
    newSel2_fu_614_p3 <= 
        newSel_fu_596_p3 when (or_cond_fu_602_p2(0) = '1') else 
        newSel1_fu_608_p3;
    newSel_fu_596_p3 <= 
        ap_pipeline_reg_pp0_iter1_etaStripSum_1_reg_751 when (sel_tmp4_fu_591_p2(0) = '1') else 
        etaStripSum_3_reg_804;
    or_cond_4_fu_519_p2 <= (tmp_17_fu_509_p2 and tmp_18_fu_514_p2);
    or_cond_fu_602_p2 <= (sel_tmp4_fu_591_p2 or sel_tmp2_fu_586_p2);
    phiStripSum_0_fu_297_p2 <= std_logic_vector(unsigned(tmp_fu_286_p2) + unsigned(tmp6_fu_292_p2));
    phiStripSum_1_fu_314_p2 <= std_logic_vector(unsigned(tmp7_fu_303_p2) + unsigned(tmp9_fu_309_p2));
    phiStripSum_2_fu_410_p2 <= std_logic_vector(unsigned(tmp10_fu_399_p2) + unsigned(tmp12_fu_405_p2));
    phiStripSum_3_fu_427_p2 <= std_logic_vector(unsigned(tmp13_fu_416_p2) + unsigned(tmp15_fu_422_p2));
    phiStripSum_4_fu_343_p2 <= std_logic_vector(unsigned(tmp16_fu_332_p2) + unsigned(tmp18_fu_338_p2));
    sel_tmp2_fu_586_p2 <= "1" when (tmp_s_reg_824 = ap_const_lv3_2) else "0";
    sel_tmp4_fu_591_p2 <= "1" when (tmp_s_reg_824 = ap_const_lv3_0) else "0";
    sel_tmp_fu_581_p2 <= "1" when (tmp_s_reg_824 = ap_const_lv3_1) else "0";
    tmp10_fu_399_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_3_2_read) + unsigned(ap_port_reg_crystals_2_2_read));
    tmp11_fu_320_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_4_2_read) + unsigned(ap_port_reg_crystals_1_2_read));
    tmp12_fu_405_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_0_2_read) + unsigned(tmp11_reg_730));
    tmp13_fu_416_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_3_3_read) + unsigned(ap_port_reg_crystals_2_3_read));
    tmp14_fu_326_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_4_3_read) + unsigned(ap_port_reg_crystals_1_3_read));
    tmp15_fu_422_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_0_3_read) + unsigned(tmp14_reg_735));
    tmp16_fu_332_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_3_4_read) + unsigned(ap_port_reg_crystals_2_4_read));
    tmp17_fu_268_p2 <= std_logic_vector(unsigned(crystals_4_4_read) + unsigned(crystals_1_4_read));
    tmp18_fu_338_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_0_4_read) + unsigned(tmp17_reg_688));
    tmp19_fu_433_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_0_3_read) + unsigned(ap_port_reg_crystals_0_2_read));
    tmp20_fu_349_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_0_4_read) + unsigned(ap_port_reg_crystals_0_1_read));
    tmp21_fu_439_p2 <= std_logic_vector(unsigned(crystals_0_0_read_1_reg_713) + unsigned(tmp20_reg_746));
    tmp22_fu_355_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_1_3_read) + unsigned(ap_port_reg_crystals_1_2_read));
    tmp23_fu_274_p2 <= std_logic_vector(unsigned(crystals_1_4_read) + unsigned(crystals_1_1_read));
    tmp24_fu_361_p2 <= std_logic_vector(unsigned(crystals_1_0_read_1_reg_673) + unsigned(tmp23_reg_693));
    tmp25_fu_449_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_2_3_read) + unsigned(ap_port_reg_crystals_2_2_read));
    tmp26_fu_371_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_2_4_read) + unsigned(ap_port_reg_crystals_2_1_read));
    tmp27_fu_455_p2 <= std_logic_vector(unsigned(crystals_2_0_read_1_reg_708) + unsigned(tmp26_reg_759));
    tmp28_fu_465_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_3_3_read) + unsigned(ap_port_reg_crystals_3_2_read));
    tmp29_fu_377_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_3_4_read) + unsigned(ap_port_reg_crystals_3_1_read));
    tmp30_fu_471_p2 <= std_logic_vector(unsigned(crystals_3_0_read_1_reg_703) + unsigned(tmp29_reg_764));
    tmp31_fu_383_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_4_3_read) + unsigned(ap_port_reg_crystals_4_2_read));
    tmp32_fu_280_p2 <= std_logic_vector(unsigned(crystals_4_4_read) + unsigned(crystals_4_1_read));
    tmp33_fu_389_p2 <= std_logic_vector(unsigned(crystals_4_0_read_1_reg_668) + unsigned(tmp32_reg_698));
    tmp34_fu_485_p2 <= std_logic_vector(unsigned(phiStripSum_3_reg_783) + unsigned(phiStripSum_2_reg_777));
    tmp35_fu_481_p2 <= std_logic_vector(unsigned(phiStripSum_4_reg_740) + unsigned(phiStripSum_0_reg_718));
    tmp36_fu_489_p2 <= std_logic_vector(unsigned(phiStripSum_1_reg_724) + unsigned(tmp35_reg_812));
    tmp5_fu_256_p2 <= std_logic_vector(unsigned(crystals_4_0_read) + unsigned(crystals_1_0_read));
    tmp6_fu_292_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_0_0_read) + unsigned(tmp5_reg_678));
    tmp7_fu_303_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_3_1_read) + unsigned(ap_port_reg_crystals_2_1_read));
    tmp8_fu_262_p2 <= std_logic_vector(unsigned(crystals_4_1_read) + unsigned(crystals_1_1_read));
    tmp9_fu_309_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_0_1_read) + unsigned(tmp8_reg_683));
    tmp_17_fu_509_p2 <= "0" when (tmp_s_reg_824 = ap_const_lv3_0) else "1";
    tmp_18_fu_514_p2 <= "1" when (signed(eta_3_reg_846) < signed(ap_const_lv4_5)) else "0";
    tmp_19_fu_530_p6 <= std_logic_vector(unsigned(tmp_s_reg_824) + unsigned(ap_const_lv3_7));
    tmp_42_4_fu_493_p2 <= std_logic_vector(unsigned(tmp34_fu_485_p2) + unsigned(tmp36_fu_489_p2));
    tmp_46_cast_cast_fu_499_p1 <= std_logic_vector(resize(unsigned(grp_getPeakBinOf5_fu_236_ap_return),4));
    tmp_48_1_fu_549_p2 <= "1" when (unsigned(tmp_s_reg_824) < unsigned(ap_const_lv3_5)) else "0";
    tmp_48_2_fu_575_p2 <= "1" when (unsigned(eta_3_2_fu_570_p2) < unsigned(ap_const_lv4_5)) else "0";
    tmp_50_1_fu_564_p2 <= std_logic_vector(unsigned(tmp_20_fu_554_p7) + unsigned(clusterET_1_fu_541_p3));
    tmp_50_2_fu_627_p2 <= std_logic_vector(unsigned(newSel2_reg_871) + unsigned(clusterET_1_1_fu_622_p3));
    tmp_fu_286_p2 <= std_logic_vector(unsigned(ap_port_reg_crystals_3_0_read) + unsigned(ap_port_reg_crystals_2_0_read));
end behav;
