---
layout: page-fullwidth
title:  "Other PYNQ Resources"
subheadline:
teaser: 
categories:
    - design
header:
   image_fullwidth: header_unsplash_leaf.jpg
---
The PYNQ embedded community page highlights examples of projects for Zynq based boards.

Examples include image and video processing, robot and industrial control, machine learning, RISC-V prototyping, RFSoC QPSK and more. 

<!--more-->
# PYNQ Alveo community porjects and tutorials

PYNQ can be used with <a href="https://www.xilinx.com/products/boards-and-kits/alveo.html">Alveo accelerator boards</a> and <a href="https://aws.amazon.com/ec2/instance-types/f1/">AWS-F1</a>. The following examples can be installed on the host computer and run on the Alveo board or on an AWS-F1 instance. 

<div class="row t60">
    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}alv1.png" alt=""></center>
        <p><a href="https://github.com/Xilinx/Alveo-PYNQ">Introduction to PYNQ with Alveo</a></p>
    </div><!-- /.medium-6.columns -->

    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}alv2.png" alt=""></center>
        <p><a href="https://github.com/Xilinx/Alveo-PYNQ/tree/master/pynq_alveo_examples/notebooks/data_compression">Vitis acceleration library: Data Compression example</a></p>
    </div><!-- /.medium-6.columns -->

    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}alv3.png" alt=""></center>
        <p><a href="https://github.com/Xilinx/5point-PYNQ">5-Point Relative Pose Problem</a></p>
    </div><!-- /.medium-6.columns -->

        <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}alv4.png" alt=""></center>
        <p><a href="https://github.com/Xilinx/ResNet50-PYNQ/">ResNet50 Image classification with FINN</a></p>
    </div><!-- /.medium-6.columns -->
</div><!-- /.row -->

# Machine Learning on Xilinx FPGAs with FINN

PYNQ has been widely used for machine learning research and prototyping.

FINN, an experimental framework from Xilinx Research Labs to explore deep neural network inference on FPGAs. It specifically targets quantized neural networks, with emphasis on generating dataflow-style architectures customized for each network. 

FINN makes extensive use of PYNQ as a prototyping platform. 

For more information see <a href="https://xilinx.github.io/finn/">xilinx.github.io/finn</a>

# Tutorials and Other Resources

<div class="row t60">
    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr1.png" alt=""></center>
        <p><a href="https://github.com/Xilinx/PYNQ_Workshop">PYNQ Tutorial workshop</a></p>
    </div><!-- /.medium-6.columns -->

    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr2.png" alt=""></center>
        <p>FPGA Developer: <a href="http://www.fpgadeveloper.com/2018/03/create-a-custom-pynq-overlay-for-pynq-z1.html">HLS filter example</a></p>
    </div><!-- /.medium-6.columns -->

    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr3.png" alt=""></center>
        <p>Dustin Richmond: <a href="https://github.com/drichmond/PYNQ-HLS">PYNQ HLS Tutorial</a></p>
    </div><!-- /.medium-6.columns -->

        <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr4.png" alt=""></center>
        <p>FPGA Developer: <a href="http://www.fpgadeveloper.com/2018/03/how-to-accelerate-a-python-function-with-pynq.html">Accelerate FIR function</a></p>
    </div><!-- /.medium-6.columns -->
</div><!-- /.row -->

<div class="row t60">
    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr5.png" alt=""></center>
        <p>Video: <a href="https://www.youtube.com/watch?v=UBsCNPWudww">Control custom IP using GPIO</a></p>
    </div><!-- /.medium-6.columns -->

    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr6.png" alt=""></center>
        <p>Video: <a href="https://www.youtube.com/watch?v=LomArt-hi4M">Add existing IP to a PYNQ overlay</a></p>
    </div><!-- /.medium-6.columns -->

    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr7.png" alt=""></center>
        <p><a href="https://github.com/Xilinx/PYNQ_RFSOC_Workshop">PYNQ RFSoC tutorial workshop</a></p>
    </div><!-- /.medium-6.columns -->

        <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr8.png" alt=""></center>
        <p><a href="https://github.com/Xilinx/PYNQ_Bootcamp/">PYNQ bootcamp (High school level)</a></p>
    </div><!-- /.medium-6.columns -->
</div><!-- /.row -->

<div class="row t60">
    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr9.png" alt=""></center>
        <p><a href="https://github.com/MakarenaLabs/Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow">Zynq, and Alveo video tutorials for PYNQ</a></p>
    </div><!-- /.medium-6.columns -->

    <div class="medium-3 columns">
        <center><img src="{{ site.urlimg }}tr10.png" alt=""></center>
        <p>Ryan Kastner, UCSD: <a href="https://pp4fpgas.readthedocs.io/">Parallel Programming for FPGAs: PYNQ Projects and Labs</a></p>
    </div><!-- /.medium-6.columns -->


