#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Aug  6 20:34:03 2018
# Process ID: 10044
# Current directory: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1
# Command line: vivado.exe -log soc_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl
# Log file: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_lite_top.vds
# Journal file: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
Command: synth_design -top soc_lite_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 391.426 ; gain = 101.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/soc_lite_top.v:57]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-10044-DESKTOP-1OHCSLD/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-10044-DESKTOP-1OHCSLD/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mycpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_next' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/pc_next.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_next' (2#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/pc_next.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch_stage' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/fetch_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_stage' (3#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/fetch_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode_stage' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/decode_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_stage' (4#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/decode_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'exe_stage' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v:23]
WARNING: [Synth 8-151] case item 5'b00010 is unreachable [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v:185]
INFO: [Synth 8-226] default block is never used [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v:332]
INFO: [Synth 8-6155] done synthesizing module 'exe_stage' (5#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/div.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/div.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/div.v:70]
INFO: [Synth 8-6155] done synthesizing module 'div' (6#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/div.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mem_stage.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mem_stage.v:111]
INFO: [Synth 8-226] default block is never used [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mem_stage.v:120]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (7#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mem_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/wb_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (8#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/wb_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (9#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hilo_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (11#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hilo_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/cp0_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (12#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/cp0_reg.v:23]
WARNING: [Synth 8-3848] Net debug_wb_rf_wen in module/entity mycpu does not have driver. [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mycpu.v:42]
INFO: [Synth 8-6155] done synthesizing module 'mycpu' (13#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mycpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-10044-DESKTOP-1OHCSLD/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (14#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-10044-DESKTOP-1OHCSLD/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (15#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-10044-DESKTOP-1OHCSLD/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (16#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-10044-DESKTOP-1OHCSLD/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/CONFREG/confreg.v:70]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (17#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/CONFREG/confreg.v:70]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (18#1) [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/soc_lite_top.v:57]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[31]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[30]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[29]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[28]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[27]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[26]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[25]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[24]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[23]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[22]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[21]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[20]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[19]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[18]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[17]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[16]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[7]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[6]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[5]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[4]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[3]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[2]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[31]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[30]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[29]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[28]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[27]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[26]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[25]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[24]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[23]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[22]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[21]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[20]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[19]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[18]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[17]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[16]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[7]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[6]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[5]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[4]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[3]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[2]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[1]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[0]
WARNING: [Synth 8-3331] design pc_next has unconnected port inst[31]
WARNING: [Synth 8-3331] design pc_next has unconnected port inst[30]
WARNING: [Synth 8-3331] design pc_next has unconnected port inst[29]
WARNING: [Synth 8-3331] design pc_next has unconnected port inst[28]
WARNING: [Synth 8-3331] design pc_next has unconnected port inst[27]
WARNING: [Synth 8-3331] design pc_next has unconnected port inst[26]
WARNING: [Synth 8-3331] design mycpu has unconnected port debug_wb_rf_wen[3]
WARNING: [Synth 8-3331] design mycpu has unconnected port debug_wb_rf_wen[2]
WARNING: [Synth 8-3331] design mycpu has unconnected port debug_wb_rf_wen[1]
WARNING: [Synth 8-3331] design mycpu has unconnected port debug_wb_rf_wen[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.992 ; gain = 161.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.992 ; gain = 161.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.992 ; gain = 161.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [c:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [c:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [c:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [c:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [c:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/soc_lite.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT1'. [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/soc_lite.xdc:92]
Finished Parsing XDC File [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/soc_lite.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/soc_lite.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 858.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 858.008 ; gain = 568.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 858.008 ; gain = 568.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clk_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 858.008 ; gain = 568.559
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alucontrol" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "signed_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ades" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "aluout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hilo_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "writedata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v:180]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_readM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "epc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "badvaddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "btn_key_tmp13" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'aluout_reg' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v:187]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_next_reg' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'writedata_reg' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v:311]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
WARNING: [Synth 8-327] inferring latch for variable 'mem_readM_reg' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mem_stage.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'newpc_reg' [C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hazard.v:140]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                  iSTATE |                              101 |                              001
                 iSTATE0 |                              100 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 858.008 ; gain = 568.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 42    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 38    
	   3 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 3     
	  21 Input     32 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   5 Input     13 Bit        Muxes := 2     
	  19 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 38    
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pc_next 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module fetch_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decode_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 5     
	   5 Input     13 Bit        Muxes := 2     
	  19 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module exe_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 15    
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 2     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module mem_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module wb_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 12    
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 3     
	   7 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 4     
Module bridge_1x2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alucontrol" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP hilo_temp2, operation Mode is: A*B.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: Generating DSP hilo_temp2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: Generating DSP hilo_temp2, operation Mode is: A*B.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: Generating DSP hilo_temp2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[31]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[30]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[29]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[28]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[27]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[26]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[25]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[24]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[23]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[22]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[21]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[20]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[19]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[18]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[17]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[16]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[7]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[6]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[5]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[4]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[3]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_status[2]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[31]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[30]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[29]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[28]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[27]
WARNING: [Synth 8-3331] design exe_stage has unconnected port cp0_cause[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[0]' (FDRE) to 'confreg/simu_flag_reg[1]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[1]' (FDRE) to 'confreg/simu_flag_reg[2]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[2]' (FDRE) to 'confreg/simu_flag_reg[3]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[3]' (FDRE) to 'confreg/simu_flag_reg[4]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[4]' (FDRE) to 'confreg/simu_flag_reg[5]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[5]' (FDRE) to 'confreg/simu_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[6]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[8]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[9]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[10]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[11]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[12]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[13]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[14]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[16]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[17]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[18]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[19]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[20]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[21]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[22]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[24]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[25]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[26]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[27]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[28]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[29]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[30]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[23]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[15]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[7]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\confreg/simu_flag_reg[31] )
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[28]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[28]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[28]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[29]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[29]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[29]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[31]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[31]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[30]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[30]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[30]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[24]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[24]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[24]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[25]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[25]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[25]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[26]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[26]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[26]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[27]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[27]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[27]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[16]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[16]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[16]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[17]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[17]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[17]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[18]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[18]' (FDSE) to 'cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[18]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[19]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[19]' (FDSE) to 'cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[19]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[20]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[20]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[20]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[21]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[21]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[21]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[22]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[22]' (FDSE) to 'cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[23]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[23]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[3]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[3]' (FDRE) to 'cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[0]' (FDRE) to 'cpu/cp0_reg/config_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[0]' (FDRE) to 'cpu/cp0_reg/config_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[0]' (FDRE) to 'cpu/cp0_reg/config_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[1]' (FDRE) to 'cpu/cp0_reg/config_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[1]' (FDSE) to 'cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[1]' (FDRE) to 'cpu/cp0_reg/config_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[2]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[2]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[11]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[11]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[10]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[10]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[9]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[9]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[8]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[8]' (FDSE) to 'cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[7]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[7]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/cause_o_reg[7]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[6]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/prid_o_reg[6]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/cp0_reg/\cause_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'cpu/cp0_reg/config_o_reg[5]' (FDRE) to 'cpu/cp0_reg/config_o_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu/cp0_reg/\config_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/cp0_reg/\prid_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/cp0_reg/\cause_o_reg[10] )
WARNING: [Synth 8-3332] Sequential element (controlsE_reg[0]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeE_reg[7]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeE_reg[6]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeE_reg[5]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeE_reg[4]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[16]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[15]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[14]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[13]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[12]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[11]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[10]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[9]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[8]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[7]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[6]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[5]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[4]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[3]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[2]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[1]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[0]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[16]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[15]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[14]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[13]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[12]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[11]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[10]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[9]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[8]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[7]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[6]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[5]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[4]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[3]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[2]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[1]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[0]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (cause_o_reg[10]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (cause_o_reg[6]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (timer_int_o_reg) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (config_o_reg[15]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (prid_o_reg[15]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[31]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[30]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[29]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[28]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[27]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[26]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[25]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[24]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[23]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[22]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[21]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[20]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[19]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[18]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[17]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[16]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[15]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[14]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[13]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[12]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[11]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[10]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[9]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[8]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[7]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[6]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[5]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[4]) is unused and will be removed from module mycpu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 858.008 ; gain = 568.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|cpu/regfile | rf_reg     | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exe_stage   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_pll/cpu_clk' to pin 'clk_pll/bbstub_cpu_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_pll/timer_clk' to pin 'clk_pll/bbstub_timer_clk/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 889.035 ; gain = 599.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 905.816 ; gain = 616.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|cpu/regfile | rf_reg     | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 994.691 ; gain = 705.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 994.691 ; gain = 705.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 994.691 ; gain = 705.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 994.691 ; gain = 705.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 994.691 ; gain = 705.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 994.691 ; gain = 705.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 994.691 ; gain = 705.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_pll  |     1|
|2     |data_ram |     1|
|3     |inst_ram |     1|
|4     |BUFG     |     5|
|5     |CARRY4   |   179|
|6     |DSP48E1  |     4|
|7     |LUT1     |   204|
|8     |LUT2     |   333|
|9     |LUT3     |   336|
|10    |LUT4     |   370|
|11    |LUT5     |   747|
|12    |LUT6     |  1182|
|13    |MUXF7    |    48|
|14    |MUXF8    |     8|
|15    |RAM32M   |    12|
|16    |FDRE     |  1679|
|17    |FDSE     |    49|
|18    |LD       |   192|
|19    |IBUF     |    15|
|20    |OBUF     |    39|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |  5468|
|2     |  bridge_1x2     |bridge_1x2   |    59|
|3     |  confreg        |confreg      |  1090|
|4     |  cpu            |mycpu        |  4192|
|5     |    cp0_reg      |cp0_reg      |   219|
|6     |    decode_stage |decode_stage |   221|
|7     |    div          |div          |   448|
|8     |    exe_stage    |exe_stage    |  2264|
|9     |    fetch_stage  |fetch_stage  |    79|
|10    |    hazard       |hazard       |    32|
|11    |    hilo_reg     |hilo_reg     |    64|
|12    |    mem_stage    |mem_stage    |   540|
|13    |    regfile      |regfile      |    76|
|14    |    wb_stage     |wb_stage     |   249|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 994.691 ; gain = 705.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 994.691 ; gain = 298.227
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 994.691 ; gain = 705.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 204 instances were transformed.
  LD => LDCE: 192 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 994.691 ; gain = 716.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_synth.rpt -pb soc_lite_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 994.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug  6 20:35:40 2018...
