Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Mar 23 15:46:21 2018
| Host         : DESKTOP-PM6UVGK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file wavetablebd_wrapper_timing_summary_routed.rpt -rpx wavetablebd_wrapper_timing_summary_routed.rpx
| Design       : wavetablebd_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 110 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.109        0.000                      0                  168        0.023        0.000                      0                  168        1.453        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
sys_clk_pin                           {0.000 5.000}        10.000          100.000         
  clk_out1_wavetablebd_clk_wiz_0_0_1  {0.000 1.953}        3.906           256.000         
  clk_out2_wavetablebd_clk_wiz_0_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_wavetablebd_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          
sys_clock                             {0.000 5.000}        10.000          100.000         
  clk_out1_wavetablebd_clk_wiz_0_0    {0.000 1.953}        3.906           256.000         
  clk_out2_wavetablebd_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_wavetablebd_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_wavetablebd_clk_wiz_0_0_1        1.111        0.000                      0                    9        0.239        0.000                      0                    9        1.453        0.000                       0                    11  
  clk_out2_wavetablebd_clk_wiz_0_0_1       96.315        0.000                      0                  159        0.212        0.000                      0                  159       49.020        0.000                       0                   103  
  clkfbout_wavetablebd_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sys_clock                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_wavetablebd_clk_wiz_0_0          1.109        0.000                      0                    9        0.239        0.000                      0                    9        1.453        0.000                       0                    11  
  clk_out2_wavetablebd_clk_wiz_0_0         96.304        0.000                      0                  159        0.212        0.000                      0                  159       49.020        0.000                       0                   103  
  clkfbout_wavetablebd_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_wavetablebd_clk_wiz_0_0    clk_out1_wavetablebd_clk_wiz_0_0_1        1.109        0.000                      0                    9        0.123        0.000                      0                    9  
clk_out2_wavetablebd_clk_wiz_0_0    clk_out2_wavetablebd_clk_wiz_0_0_1       96.304        0.000                      0                  159        0.023        0.000                      0                  159  
clk_out1_wavetablebd_clk_wiz_0_0_1  clk_out1_wavetablebd_clk_wiz_0_0          1.109        0.000                      0                    9        0.123        0.000                      0                    9  
clk_out2_wavetablebd_clk_wiz_0_0_1  clk_out2_wavetablebd_clk_wiz_0_0         96.304        0.000                      0                  159        0.023        0.000                      0                  159  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_wavetablebd_clk_wiz_0_0_1
  To Clock:  clk_out1_wavetablebd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/sout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.254ns (46.607%)  route 1.437ns (53.393%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 2.346 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[3]/Q
                         net (fo=7, routed)           0.693     0.187    wavetablebd_i/pwm_0/inst/count_reg__0[3]
    SLICE_X29Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.311 r  wavetablebd_i/pwm_0/inst/sout_i_9/O
                         net (fo=1, routed)           0.000     0.311    wavetablebd_i/pwm_0/inst/sout_i_9_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.861 f  wavetablebd_i/pwm_0/inst/sout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.743     1.604    wavetablebd_i/pwm_0/inst/sout_reg_i_2_n_0
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     1.728 r  wavetablebd_i/pwm_0/inst/sout_i_1/O
                         net (fo=1, routed)           0.000     1.728    wavetablebd_i/pwm_0/inst/sout_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.435     2.346    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/C
                         clock pessimism              0.578     2.924    
                         clock uncertainty           -0.114     2.810    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)        0.029     2.839    wavetablebd_i/pwm_0/inst/sout_reg
  -------------------------------------------------------------------
                         required time                          2.839    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.704ns (37.491%)  route 1.174ns (62.509%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.870     0.364    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.488 r  wavetablebd_i/pwm_0/inst/count[7]_i_2/O
                         net (fo=2, routed)           0.303     0.791    wavetablebd_i/pwm_0/inst/count[7]_i_2_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.124     0.915 r  wavetablebd_i/pwm_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.915    wavetablebd_i/pwm_0/inst/count[6]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.114     2.807    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.029     2.836    wavetablebd_i/pwm_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.704ns (37.551%)  route 1.171ns (62.449%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.870     0.364    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.488 r  wavetablebd_i/pwm_0/inst/count[7]_i_2/O
                         net (fo=2, routed)           0.300     0.788    wavetablebd_i/pwm_0/inst/count[7]_i_2_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.124     0.912 r  wavetablebd_i/pwm_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.912    wavetablebd_i/pwm_0/inst/count[7]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.114     2.807    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.031     2.838    wavetablebd_i/pwm_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.580ns (38.982%)  route 0.908ns (61.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.908     0.401    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.525 r  wavetablebd_i/pwm_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.525    wavetablebd_i/pwm_0/inst/count[3]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.114     2.830    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.032     2.862    wavetablebd_i/pwm_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.862    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.580ns (39.780%)  route 0.878ns (60.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.878     0.372    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     0.496 r  wavetablebd_i/pwm_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.496    wavetablebd_i/pwm_0/inst/count[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.114     2.807    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.032     2.839    wavetablebd_i/pwm_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          2.839    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.580ns (39.917%)  route 0.873ns (60.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.873     0.367    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.124     0.491 r  wavetablebd_i/pwm_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.491    wavetablebd_i/pwm_0/inst/count[4]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.114     2.807    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.031     2.838    wavetablebd_i/pwm_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.580ns (43.977%)  route 0.739ns (56.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.739     0.232    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.124     0.356 r  wavetablebd_i/pwm_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    wavetablebd_i/pwm_0/inst/count[2]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.114     2.830    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.031     2.861    wavetablebd_i/pwm_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.861    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.580ns (45.499%)  route 0.695ns (54.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.695     0.188    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.312 r  wavetablebd_i/pwm_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    wavetablebd_i/pwm_0/inst/count[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.114     2.830    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.031     2.861    wavetablebd_i/pwm_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          2.861    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.580ns (51.109%)  route 0.555ns (48.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.555     0.048    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.124     0.172 r  wavetablebd_i/pwm_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.172    wavetablebd_i/pwm_0/inst/count[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.114     2.830    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.029     2.859    wavetablebd_i/pwm_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  2.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.358%)  route 0.156ns (45.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.156    -0.331    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.286 r  wavetablebd_i/pwm_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    wavetablebd_i/pwm_0/inst/count[4]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.525    wavetablebd_i/pwm_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.328    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  wavetablebd_i/pwm_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    wavetablebd_i/pwm_0/inst/count[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.525    wavetablebd_i/pwm_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.326%)  route 0.169ns (47.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.169    -0.318    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.273 r  wavetablebd_i/pwm_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    wavetablebd_i/pwm_0/inst/count[3]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.536    wavetablebd_i/pwm_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.551    -0.630    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  wavetablebd_i/pwm_0/inst/count_reg[5]/Q
                         net (fo=5, routed)           0.171    -0.318    wavetablebd_i/pwm_0/inst/count_reg__0[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  wavetablebd_i/pwm_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    wavetablebd_i/pwm_0/inst/count[7]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.538    wavetablebd_i/pwm_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.181%)  route 0.170ns (47.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.551    -0.630    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  wavetablebd_i/pwm_0/inst/count_reg[5]/Q
                         net (fo=5, routed)           0.170    -0.319    wavetablebd_i/pwm_0/inst/count_reg__0[5]
    SLICE_X29Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  wavetablebd_i/pwm_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    wavetablebd_i/pwm_0/inst/count[6]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.091    -0.539    wavetablebd_i/pwm_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.943%)  route 0.179ns (49.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.179    -0.308    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  wavetablebd_i/pwm_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    wavetablebd_i/pwm_0/inst/count[2]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.536    wavetablebd_i/pwm_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.338%)  route 0.207ns (52.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.280    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  wavetablebd_i/pwm_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    wavetablebd_i/pwm_0/inst/count[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.536    wavetablebd_i/pwm_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.058%)  route 0.218ns (53.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.218    -0.270    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  wavetablebd_i/pwm_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    wavetablebd_i/pwm_0/inst/count[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.091    -0.537    wavetablebd_i/pwm_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/sout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.366ns (47.883%)  route 0.398ns (52.117%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.131    -0.356    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y27         LUT4 (Prop_lut4_I2_O)        0.048    -0.308 r  wavetablebd_i/pwm_0/inst/sout_i_6/O
                         net (fo=1, routed)           0.000    -0.308    wavetablebd_i/pwm_0/inst/sout_i_6_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.176 f  wavetablebd_i/pwm_0/inst/sout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.267     0.091    wavetablebd_i/pwm_0/inst/sout_reg_i_2_n_0
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.136 r  wavetablebd_i/pwm_0/inst/sout_i_1/O
                         net (fo=1, routed)           0.000     0.136    wavetablebd_i/pwm_0/inst/sout_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.821    -0.869    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091    -0.523    wavetablebd_i/pwm_0/inst/sout_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.659    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_wavetablebd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.906       1.751      BUFGCTRL_X0Y1    wavetablebd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.906       2.657      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.906       209.454    MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_wavetablebd_clk_wiz_0_0_1
  To Clock:  clk_out2_wavetablebd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.315ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.178    98.822    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.617    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.617    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.315    

Slack (MET) :             96.315ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.178    98.822    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.617    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]
  -------------------------------------------------------------------
                         required time                         98.617    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.315    

Slack (MET) :             96.315ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.178    98.822    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.617    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.617    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.315    

Slack (MET) :             96.333ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.178    98.823    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.306    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14
  -------------------------------------------------------------------
                         required time                         98.306    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.333    

Slack (MET) :             96.333ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.178    98.823    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.306    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14
  -------------------------------------------------------------------
                         required time                         98.306    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.333    

Slack (MET) :             96.333ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.178    98.823    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.306    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14
  -------------------------------------------------------------------
                         required time                         98.306    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.333    

Slack (MET) :             96.333ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.178    98.823    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.306    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14
  -------------------------------------------------------------------
                         required time                         98.306    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.333    

Slack (MET) :             96.333ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.178    98.823    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.306    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14
  -------------------------------------------------------------------
                         required time                         98.306    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.333    

Slack (MET) :             96.333ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.178    98.823    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.306    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14
  -------------------------------------------------------------------
                         required time                         98.306    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.333    

Slack (MET) :             96.333ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.178    98.823    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.306    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                         98.306    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.215%)  route 0.161ns (55.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/Q
                         net (fo=1, routed)           0.161    -0.339    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][4]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.551    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.528%)  route 0.174ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552    -0.629    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.174    -0.291    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][6]
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.505    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.163    -0.337    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][6]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.558    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.374    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[3]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.266 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.266    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.521    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.373    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[2]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.262 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.262    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.521    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.687%)  route 0.241ns (65.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/Q
                         net (fo=1, routed)           0.241    -0.259    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][5]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.552    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.156    -0.326    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[0]
    SLICE_X29Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.281 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    -0.281    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.211 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.211    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.521    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.164    -0.318    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.208 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.208    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.521    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.533%)  route 0.306ns (68.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y34         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/Q
                         net (fo=1, routed)           0.306    -0.176    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][8]
    SLICE_X34Y32         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.823    -0.867    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y32         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/CLK
                         clock pessimism              0.255    -0.611    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.509    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.792%)  route 0.294ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552    -0.629    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/Q
                         net (fo=1, routed)           0.294    -0.171    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][3]
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.506    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_wavetablebd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    wavetablebd_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y23     wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y23     wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X35Y28     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][13]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y23     wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][13]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][9]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y23     wavetablebd_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y23     wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_wavetablebd_clk_wiz_0_0_1
  To Clock:  clkfbout_wavetablebd_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_wavetablebd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wavetablebd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_wavetablebd_clk_wiz_0_0
  To Clock:  clk_out1_wavetablebd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/sout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.254ns (46.607%)  route 1.437ns (53.393%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 2.346 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[3]/Q
                         net (fo=7, routed)           0.693     0.187    wavetablebd_i/pwm_0/inst/count_reg__0[3]
    SLICE_X29Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.311 r  wavetablebd_i/pwm_0/inst/sout_i_9/O
                         net (fo=1, routed)           0.000     0.311    wavetablebd_i/pwm_0/inst/sout_i_9_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.861 f  wavetablebd_i/pwm_0/inst/sout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.743     1.604    wavetablebd_i/pwm_0/inst/sout_reg_i_2_n_0
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     1.728 r  wavetablebd_i/pwm_0/inst/sout_i_1/O
                         net (fo=1, routed)           0.000     1.728    wavetablebd_i/pwm_0/inst/sout_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.435     2.346    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/C
                         clock pessimism              0.578     2.924    
                         clock uncertainty           -0.116     2.808    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)        0.029     2.837    wavetablebd_i/pwm_0/inst/sout_reg
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.704ns (37.491%)  route 1.174ns (62.509%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.870     0.364    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.488 r  wavetablebd_i/pwm_0/inst/count[7]_i_2/O
                         net (fo=2, routed)           0.303     0.791    wavetablebd_i/pwm_0/inst/count[7]_i_2_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.124     0.915 r  wavetablebd_i/pwm_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.915    wavetablebd_i/pwm_0/inst/count[6]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.029     2.834    wavetablebd_i/pwm_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          2.834    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.704ns (37.551%)  route 1.171ns (62.449%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.870     0.364    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.488 r  wavetablebd_i/pwm_0/inst/count[7]_i_2/O
                         net (fo=2, routed)           0.300     0.788    wavetablebd_i/pwm_0/inst/count[7]_i_2_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.124     0.912 r  wavetablebd_i/pwm_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.912    wavetablebd_i/pwm_0/inst/count[7]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.031     2.836    wavetablebd_i/pwm_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.580ns (38.982%)  route 0.908ns (61.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.908     0.401    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.525 r  wavetablebd_i/pwm_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.525    wavetablebd_i/pwm_0/inst/count[3]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.032     2.860    wavetablebd_i/pwm_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.580ns (39.780%)  route 0.878ns (60.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.878     0.372    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     0.496 r  wavetablebd_i/pwm_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.496    wavetablebd_i/pwm_0/inst/count[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.032     2.837    wavetablebd_i/pwm_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.580ns (39.917%)  route 0.873ns (60.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.873     0.367    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.124     0.491 r  wavetablebd_i/pwm_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.491    wavetablebd_i/pwm_0/inst/count[4]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.031     2.836    wavetablebd_i/pwm_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.580ns (43.977%)  route 0.739ns (56.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.739     0.232    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.124     0.356 r  wavetablebd_i/pwm_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    wavetablebd_i/pwm_0/inst/count[2]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.031     2.859    wavetablebd_i/pwm_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.580ns (45.499%)  route 0.695ns (54.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.695     0.188    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.312 r  wavetablebd_i/pwm_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    wavetablebd_i/pwm_0/inst/count[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.031     2.859    wavetablebd_i/pwm_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.580ns (51.109%)  route 0.555ns (48.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.555     0.048    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.124     0.172 r  wavetablebd_i/pwm_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.172    wavetablebd_i/pwm_0/inst/count[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.029     2.857    wavetablebd_i/pwm_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.857    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  2.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.358%)  route 0.156ns (45.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.156    -0.331    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.286 r  wavetablebd_i/pwm_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    wavetablebd_i/pwm_0/inst/count[4]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.525    wavetablebd_i/pwm_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.328    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  wavetablebd_i/pwm_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    wavetablebd_i/pwm_0/inst/count[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.525    wavetablebd_i/pwm_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.326%)  route 0.169ns (47.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.169    -0.318    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.273 r  wavetablebd_i/pwm_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    wavetablebd_i/pwm_0/inst/count[3]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.536    wavetablebd_i/pwm_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.551    -0.630    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  wavetablebd_i/pwm_0/inst/count_reg[5]/Q
                         net (fo=5, routed)           0.171    -0.318    wavetablebd_i/pwm_0/inst/count_reg__0[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  wavetablebd_i/pwm_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    wavetablebd_i/pwm_0/inst/count[7]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.538    wavetablebd_i/pwm_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.181%)  route 0.170ns (47.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.551    -0.630    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  wavetablebd_i/pwm_0/inst/count_reg[5]/Q
                         net (fo=5, routed)           0.170    -0.319    wavetablebd_i/pwm_0/inst/count_reg__0[5]
    SLICE_X29Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  wavetablebd_i/pwm_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    wavetablebd_i/pwm_0/inst/count[6]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.091    -0.539    wavetablebd_i/pwm_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.943%)  route 0.179ns (49.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.179    -0.308    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  wavetablebd_i/pwm_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    wavetablebd_i/pwm_0/inst/count[2]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.536    wavetablebd_i/pwm_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.338%)  route 0.207ns (52.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.280    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  wavetablebd_i/pwm_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    wavetablebd_i/pwm_0/inst/count[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.536    wavetablebd_i/pwm_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.058%)  route 0.218ns (53.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.218    -0.270    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  wavetablebd_i/pwm_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    wavetablebd_i/pwm_0/inst/count[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.091    -0.537    wavetablebd_i/pwm_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/sout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.366ns (47.883%)  route 0.398ns (52.117%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.131    -0.356    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y27         LUT4 (Prop_lut4_I2_O)        0.048    -0.308 r  wavetablebd_i/pwm_0/inst/sout_i_6/O
                         net (fo=1, routed)           0.000    -0.308    wavetablebd_i/pwm_0/inst/sout_i_6_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.176 f  wavetablebd_i/pwm_0/inst/sout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.267     0.091    wavetablebd_i/pwm_0/inst/sout_reg_i_2_n_0
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.136 r  wavetablebd_i/pwm_0/inst/sout_i_1/O
                         net (fo=1, routed)           0.000     0.136    wavetablebd_i/pwm_0/inst/sout_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.821    -0.869    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091    -0.523    wavetablebd_i/pwm_0/inst/sout_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.659    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_wavetablebd_clk_wiz_0_0
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.906       1.751      BUFGCTRL_X0Y1    wavetablebd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.906       2.657      MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.906       2.906      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.906       209.454    MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X28Y27     wavetablebd_i/pwm_0/inst/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.953       1.453      SLICE_X29Y26     wavetablebd_i/pwm_0/inst/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_wavetablebd_clk_wiz_0_0
  To Clock:  clk_out2_wavetablebd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.215%)  route 0.161ns (55.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/Q
                         net (fo=1, routed)           0.161    -0.339    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][4]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.551    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.528%)  route 0.174ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552    -0.629    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.174    -0.291    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][6]
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.505    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.163    -0.337    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][6]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.558    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.374    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[3]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.266 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.266    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.521    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.373    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[2]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.262 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.262    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.521    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.687%)  route 0.241ns (65.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/Q
                         net (fo=1, routed)           0.241    -0.259    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][5]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.552    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.156    -0.326    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[0]
    SLICE_X29Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.281 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    -0.281    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.211 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.211    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.521    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.164    -0.318    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.208 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.208    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.521    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.533%)  route 0.306ns (68.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y34         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/Q
                         net (fo=1, routed)           0.306    -0.176    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][8]
    SLICE_X34Y32         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.823    -0.867    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y32         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/CLK
                         clock pessimism              0.255    -0.611    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.509    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.792%)  route 0.294ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552    -0.629    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/Q
                         net (fo=1, routed)           0.294    -0.171    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][3]
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.506    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_wavetablebd_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    wavetablebd_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y33     wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y23     wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y23     wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X35Y28     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][13]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y29     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y23     wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][13]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y32     wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][9]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y23     wavetablebd_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y23     wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_wavetablebd_clk_wiz_0_0
  To Clock:  clkfbout_wavetablebd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_wavetablebd_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wavetablebd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_wavetablebd_clk_wiz_0_0
  To Clock:  clk_out1_wavetablebd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/sout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.254ns (46.607%)  route 1.437ns (53.393%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 2.346 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[3]/Q
                         net (fo=7, routed)           0.693     0.187    wavetablebd_i/pwm_0/inst/count_reg__0[3]
    SLICE_X29Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.311 r  wavetablebd_i/pwm_0/inst/sout_i_9/O
                         net (fo=1, routed)           0.000     0.311    wavetablebd_i/pwm_0/inst/sout_i_9_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.861 f  wavetablebd_i/pwm_0/inst/sout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.743     1.604    wavetablebd_i/pwm_0/inst/sout_reg_i_2_n_0
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     1.728 r  wavetablebd_i/pwm_0/inst/sout_i_1/O
                         net (fo=1, routed)           0.000     1.728    wavetablebd_i/pwm_0/inst/sout_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.435     2.346    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/C
                         clock pessimism              0.578     2.924    
                         clock uncertainty           -0.116     2.808    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)        0.029     2.837    wavetablebd_i/pwm_0/inst/sout_reg
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.704ns (37.491%)  route 1.174ns (62.509%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.870     0.364    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.488 r  wavetablebd_i/pwm_0/inst/count[7]_i_2/O
                         net (fo=2, routed)           0.303     0.791    wavetablebd_i/pwm_0/inst/count[7]_i_2_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.124     0.915 r  wavetablebd_i/pwm_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.915    wavetablebd_i/pwm_0/inst/count[6]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.029     2.834    wavetablebd_i/pwm_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          2.834    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.704ns (37.551%)  route 1.171ns (62.449%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.870     0.364    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.488 r  wavetablebd_i/pwm_0/inst/count[7]_i_2/O
                         net (fo=2, routed)           0.300     0.788    wavetablebd_i/pwm_0/inst/count[7]_i_2_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.124     0.912 r  wavetablebd_i/pwm_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.912    wavetablebd_i/pwm_0/inst/count[7]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.031     2.836    wavetablebd_i/pwm_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.580ns (38.982%)  route 0.908ns (61.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.908     0.401    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.525 r  wavetablebd_i/pwm_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.525    wavetablebd_i/pwm_0/inst/count[3]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.032     2.860    wavetablebd_i/pwm_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.580ns (39.780%)  route 0.878ns (60.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.878     0.372    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     0.496 r  wavetablebd_i/pwm_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.496    wavetablebd_i/pwm_0/inst/count[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.032     2.837    wavetablebd_i/pwm_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.580ns (39.917%)  route 0.873ns (60.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.873     0.367    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.124     0.491 r  wavetablebd_i/pwm_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.491    wavetablebd_i/pwm_0/inst/count[4]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.031     2.836    wavetablebd_i/pwm_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.580ns (43.977%)  route 0.739ns (56.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.739     0.232    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.124     0.356 r  wavetablebd_i/pwm_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    wavetablebd_i/pwm_0/inst/count[2]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.031     2.859    wavetablebd_i/pwm_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.580ns (45.499%)  route 0.695ns (54.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.695     0.188    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.312 r  wavetablebd_i/pwm_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    wavetablebd_i/pwm_0/inst/count[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.031     2.859    wavetablebd_i/pwm_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.580ns (51.109%)  route 0.555ns (48.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.555     0.048    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.124     0.172 r  wavetablebd_i/pwm_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.172    wavetablebd_i/pwm_0/inst/count[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.029     2.857    wavetablebd_i/pwm_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.857    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  2.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.358%)  route 0.156ns (45.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.156    -0.331    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.286 r  wavetablebd_i/pwm_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    wavetablebd_i/pwm_0/inst/count[4]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.116    -0.502    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.410    wavetablebd_i/pwm_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.328    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  wavetablebd_i/pwm_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    wavetablebd_i/pwm_0/inst/count[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.116    -0.502    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.410    wavetablebd_i/pwm_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.326%)  route 0.169ns (47.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.169    -0.318    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.273 r  wavetablebd_i/pwm_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    wavetablebd_i/pwm_0/inst/count[3]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.116    -0.513    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.421    wavetablebd_i/pwm_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.551    -0.630    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  wavetablebd_i/pwm_0/inst/count_reg[5]/Q
                         net (fo=5, routed)           0.171    -0.318    wavetablebd_i/pwm_0/inst/count_reg__0[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  wavetablebd_i/pwm_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    wavetablebd_i/pwm_0/inst/count[7]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/C
                         clock pessimism              0.241    -0.630    
                         clock uncertainty            0.116    -0.515    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.423    wavetablebd_i/pwm_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.181%)  route 0.170ns (47.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.551    -0.630    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  wavetablebd_i/pwm_0/inst/count_reg[5]/Q
                         net (fo=5, routed)           0.170    -0.319    wavetablebd_i/pwm_0/inst/count_reg__0[5]
    SLICE_X29Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  wavetablebd_i/pwm_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    wavetablebd_i/pwm_0/inst/count[6]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/C
                         clock pessimism              0.241    -0.630    
                         clock uncertainty            0.116    -0.515    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.091    -0.424    wavetablebd_i/pwm_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.943%)  route 0.179ns (49.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.179    -0.308    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  wavetablebd_i/pwm_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    wavetablebd_i/pwm_0/inst/count[2]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.116    -0.513    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.421    wavetablebd_i/pwm_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.338%)  route 0.207ns (52.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.280    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  wavetablebd_i/pwm_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    wavetablebd_i/pwm_0/inst/count[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.116    -0.513    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.421    wavetablebd_i/pwm_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.058%)  route 0.218ns (53.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.218    -0.270    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  wavetablebd_i/pwm_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    wavetablebd_i/pwm_0/inst/count[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.116    -0.513    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.091    -0.422    wavetablebd_i/pwm_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/sout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.366ns (47.883%)  route 0.398ns (52.117%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.131    -0.356    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y27         LUT4 (Prop_lut4_I2_O)        0.048    -0.308 r  wavetablebd_i/pwm_0/inst/sout_i_6/O
                         net (fo=1, routed)           0.000    -0.308    wavetablebd_i/pwm_0/inst/sout_i_6_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.176 f  wavetablebd_i/pwm_0/inst/sout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.267     0.091    wavetablebd_i/pwm_0/inst/sout_reg_i_2_n_0
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.136 r  wavetablebd_i/pwm_0/inst/sout_i_1/O
                         net (fo=1, routed)           0.000     0.136    wavetablebd_i/pwm_0/inst/sout_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.821    -0.869    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.116    -0.499    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091    -0.408    wavetablebd_i/pwm_0/inst/sout_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_wavetablebd_clk_wiz_0_0
  To Clock:  clk_out2_wavetablebd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.215%)  route 0.161ns (55.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/Q
                         net (fo=1, routed)           0.161    -0.339    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][4]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.362    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.528%)  route 0.174ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552    -0.629    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.174    -0.291    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][6]
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.316    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.163    -0.337    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][6]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.369    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.374    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[3]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.266 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.266    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.190    -0.434    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.332    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.373    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[2]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.262 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.262    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.190    -0.434    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.332    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.687%)  route 0.241ns (65.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/Q
                         net (fo=1, routed)           0.241    -0.259    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][5]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.363    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.156    -0.326    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[0]
    SLICE_X29Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.281 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    -0.281    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.211 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.211    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.190    -0.434    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.332    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.164    -0.318    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.208 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.208    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.190    -0.434    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.332    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.533%)  route 0.306ns (68.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y34         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/Q
                         net (fo=1, routed)           0.306    -0.176    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][8]
    SLICE_X34Y32         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.823    -0.867    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y32         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/CLK
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.190    -0.422    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.320    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.792%)  route 0.294ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552    -0.629    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/Q
                         net (fo=1, routed)           0.294    -0.171    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][3]
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.317    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_wavetablebd_clk_wiz_0_0_1
  To Clock:  clk_out1_wavetablebd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/sout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.254ns (46.607%)  route 1.437ns (53.393%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 2.346 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[3]/Q
                         net (fo=7, routed)           0.693     0.187    wavetablebd_i/pwm_0/inst/count_reg__0[3]
    SLICE_X29Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.311 r  wavetablebd_i/pwm_0/inst/sout_i_9/O
                         net (fo=1, routed)           0.000     0.311    wavetablebd_i/pwm_0/inst/sout_i_9_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.861 f  wavetablebd_i/pwm_0/inst/sout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.743     1.604    wavetablebd_i/pwm_0/inst/sout_reg_i_2_n_0
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     1.728 r  wavetablebd_i/pwm_0/inst/sout_i_1/O
                         net (fo=1, routed)           0.000     1.728    wavetablebd_i/pwm_0/inst/sout_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.435     2.346    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/C
                         clock pessimism              0.578     2.924    
                         clock uncertainty           -0.116     2.808    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)        0.029     2.837    wavetablebd_i/pwm_0/inst/sout_reg
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.704ns (37.491%)  route 1.174ns (62.509%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.870     0.364    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.488 r  wavetablebd_i/pwm_0/inst/count[7]_i_2/O
                         net (fo=2, routed)           0.303     0.791    wavetablebd_i/pwm_0/inst/count[7]_i_2_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.124     0.915 r  wavetablebd_i/pwm_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.915    wavetablebd_i/pwm_0/inst/count[6]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.029     2.834    wavetablebd_i/pwm_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          2.834    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.704ns (37.551%)  route 1.171ns (62.449%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.870     0.364    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.488 r  wavetablebd_i/pwm_0/inst/count[7]_i_2/O
                         net (fo=2, routed)           0.300     0.788    wavetablebd_i/pwm_0/inst/count[7]_i_2_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.124     0.912 r  wavetablebd_i/pwm_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.912    wavetablebd_i/pwm_0/inst/count[7]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.031     2.836    wavetablebd_i/pwm_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.580ns (38.982%)  route 0.908ns (61.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.908     0.401    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.525 r  wavetablebd_i/pwm_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.525    wavetablebd_i/pwm_0/inst/count[3]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.032     2.860    wavetablebd_i/pwm_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.580ns (39.780%)  route 0.878ns (60.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.878     0.372    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     0.496 r  wavetablebd_i/pwm_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.496    wavetablebd_i/pwm_0/inst/count[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.032     2.837    wavetablebd_i/pwm_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.580ns (39.917%)  route 0.873ns (60.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 2.343 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.873     0.367    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.124     0.491 r  wavetablebd_i/pwm_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.491    wavetablebd_i/pwm_0/inst/count[4]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.432     2.343    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/C
                         clock pessimism              0.578     2.921    
                         clock uncertainty           -0.116     2.805    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)        0.031     2.836    wavetablebd_i/pwm_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.580ns (43.977%)  route 0.739ns (56.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.739     0.232    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.124     0.356 r  wavetablebd_i/pwm_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    wavetablebd_i/pwm_0/inst/count[2]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.031     2.859    wavetablebd_i/pwm_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.580ns (45.499%)  route 0.695ns (54.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.695     0.188    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.312 r  wavetablebd_i/pwm_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    wavetablebd_i/pwm_0/inst/count[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.031     2.859    wavetablebd_i/pwm_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@3.906ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.580ns (51.109%)  route 0.555ns (48.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 2.344 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.549    -0.963    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.555     0.048    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.124     0.172 r  wavetablebd_i/pwm_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.172    wavetablebd_i/pwm_0/inst/count[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    W5                                                0.000     3.906 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.906    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.294 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.456    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -0.761 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.820    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.911 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           1.433     2.344    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
                         clock pessimism              0.600     2.944    
                         clock uncertainty           -0.116     2.828    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.029     2.857    wavetablebd_i/pwm_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.857    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  2.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.358%)  route 0.156ns (45.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.156    -0.331    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.286 r  wavetablebd_i/pwm_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    wavetablebd_i/pwm_0/inst/count[4]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[4]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.116    -0.502    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.410    wavetablebd_i/pwm_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.328    wavetablebd_i/pwm_0/inst/count_reg__0[1]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  wavetablebd_i/pwm_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    wavetablebd_i/pwm_0/inst/count[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.116    -0.502    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.410    wavetablebd_i/pwm_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.326%)  route 0.169ns (47.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[2]/Q
                         net (fo=7, routed)           0.169    -0.318    wavetablebd_i/pwm_0/inst/count_reg__0[2]
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.273 r  wavetablebd_i/pwm_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    wavetablebd_i/pwm_0/inst/count[3]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[3]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.116    -0.513    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.421    wavetablebd_i/pwm_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.551    -0.630    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  wavetablebd_i/pwm_0/inst/count_reg[5]/Q
                         net (fo=5, routed)           0.171    -0.318    wavetablebd_i/pwm_0/inst/count_reg__0[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  wavetablebd_i/pwm_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    wavetablebd_i/pwm_0/inst/count[7]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[7]/C
                         clock pessimism              0.241    -0.630    
                         clock uncertainty            0.116    -0.515    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.423    wavetablebd_i/pwm_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.181%)  route 0.170ns (47.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.551    -0.630    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  wavetablebd_i/pwm_0/inst/count_reg[5]/Q
                         net (fo=5, routed)           0.170    -0.319    wavetablebd_i/pwm_0/inst/count_reg__0[5]
    SLICE_X29Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  wavetablebd_i/pwm_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    wavetablebd_i/pwm_0/inst/count[6]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.818    -0.872    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[6]/C
                         clock pessimism              0.241    -0.630    
                         clock uncertainty            0.116    -0.515    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.091    -0.424    wavetablebd_i/pwm_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.943%)  route 0.179ns (49.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.179    -0.308    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  wavetablebd_i/pwm_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    wavetablebd_i/pwm_0/inst/count[2]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[2]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.116    -0.513    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.421    wavetablebd_i/pwm_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.338%)  route 0.207ns (52.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.280    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  wavetablebd_i/pwm_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    wavetablebd_i/pwm_0/inst/count[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[1]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.116    -0.513    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092    -0.421    wavetablebd_i/pwm_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.058%)  route 0.218ns (53.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.218    -0.270    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  wavetablebd_i/pwm_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    wavetablebd_i/pwm_0/inst/count[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.820    -0.870    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.116    -0.513    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.091    -0.422    wavetablebd_i/pwm_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 wavetablebd_i/pwm_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            wavetablebd_i/pwm_0/inst/sout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out1_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.366ns (47.883%)  route 0.398ns (52.117%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.553    -0.628    wavetablebd_i/pwm_0/inst/clk
    SLICE_X28Y27         FDRE                                         r  wavetablebd_i/pwm_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  wavetablebd_i/pwm_0/inst/count_reg[0]/Q
                         net (fo=9, routed)           0.131    -0.356    wavetablebd_i/pwm_0/inst/count_reg__0[0]
    SLICE_X29Y27         LUT4 (Prop_lut4_I2_O)        0.048    -0.308 r  wavetablebd_i/pwm_0/inst/sout_i_6/O
                         net (fo=1, routed)           0.000    -0.308    wavetablebd_i/pwm_0/inst/sout_i_6_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.176 f  wavetablebd_i/pwm_0/inst/sout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.267     0.091    wavetablebd_i/pwm_0/inst/sout_reg_i_2_n_0
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.136 r  wavetablebd_i/pwm_0/inst/sout_i_1/O
                         net (fo=1, routed)           0.000     0.136    wavetablebd_i/pwm_0/inst/sout_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out1_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9, routed)           0.821    -0.869    wavetablebd_i/pwm_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  wavetablebd_i/pwm_0/inst/sout_reg/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.116    -0.499    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091    -0.408    wavetablebd_i/pwm_0/inst/sout_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_wavetablebd_clk_wiz_0_0_1
  To Clock:  clk_out2_wavetablebd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.664%)  route 2.494ns (76.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          1.119     2.302    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.432    98.437    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/C
                         clock pessimism              0.564    99.000    
                         clock uncertainty           -0.190    98.811    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    98.606    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@100.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.773ns (26.315%)  route 2.164ns (73.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.547    -0.965    wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y23         FDRE                                         r  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.487 f  wavetablebd_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][0]/Q
                         net (fo=46, routed)          1.375     0.888    wavetablebd_i/util_vector_logic_0/U0/Op1[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.295     1.183 r  wavetablebd_i/util_vector_logic_0/U0/Res[0]_INST_0/O
                         net (fo=45, routed)          0.790     1.973    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/ce
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         1.433    98.438    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.190    98.812    
    SLICE_X34Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    98.295    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 96.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.215%)  route 0.161ns (55.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/Q
                         net (fo=1, routed)           0.161    -0.339    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][4]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.362    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][4]_srl14
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.528%)  route 0.174ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552    -0.629    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.174    -0.291    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][6]
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.316    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.163    -0.337    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][6]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.369    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][6]_srl14
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.374    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[3]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.266 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.266    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.190    -0.434    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.332    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.373    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[2]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.262 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.262    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.190    -0.434    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.332    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.687%)  route 0.241ns (65.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.553    -0.628    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X32Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/Q
                         net (fo=1, routed)           0.241    -0.259    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][5]
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y28         SRL16E                                       r  wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.363    wavetablebd_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][5]_srl14
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.156    -0.326    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[0]
    SLICE_X29Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.281 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    -0.281    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.211 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.211    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.190    -0.434    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.332    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.164    -0.318    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/q[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.208 r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.208    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.826    -0.864    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y33         FDRE                                         r  wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.190    -0.434    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.102    -0.332    wavetablebd_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.533%)  route 0.306ns (68.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.558    -0.623    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y34         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/Q
                         net (fo=1, routed)           0.306    -0.176    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][8]
    SLICE_X34Y32         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.823    -0.867    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y32         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/CLK
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.190    -0.422    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.320    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_wavetablebd_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_wavetablebd_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_wavetablebd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_wavetablebd_clk_wiz_0_0 rise@0.000ns - clk_out2_wavetablebd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.792%)  route 0.294ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_wavetablebd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.552    -0.629    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         FDRE                                         r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/Q
                         net (fo=1, routed)           0.294    -0.171    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][3]
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_wavetablebd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    wavetablebd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wavetablebd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wavetablebd_i/clk_wiz_0/inst/clk_in1_wavetablebd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  wavetablebd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    wavetablebd_i/clk_wiz_0/inst/clk_out2_wavetablebd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wavetablebd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=101, routed)         0.820    -0.870    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.190    -0.425    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.317    wavetablebd_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.145    





