// Seed: 586571317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1  id_0
    , id_6,
    output logic id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  assign id_1 = id_6;
  assign id_0 = 1 - 1;
  always
    if (id_4) id_6 <= ~id_6 | id_4 | 1 - id_6;
    else id_0 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
