*****************************************************************

  Device    [HSST_PAD_R]

  Author    [xiawei]

  Abstract  []

  Revision History:

********************************************************************************/
grid
device HSST_PAD_R
{
    property
    (
        //DONT_USE means this iob unbond, and EMPTY means the layout dont have this iob ;NAME will assign PAD name later
        bool   DONT_USE = false,
        bool   EMPTY = false,
        string PAD_NAME = "",
        string PIN_NAME = "",
        string LOCATION = "",
        string HARDWARE_NAME = "",
        string IO_TYPE  = ""
    );

    parameter
    (
    );
    port
    (
        output     TX,
        inout      PAD
    );
} // end of device HSST_PAD_R

/*******************************************************************************

  Device    [HSST_PAD_R]

  Author    [xiawei]

  Abstract  [The structure netlist of HSST_PAD_R is described in the similar fashion
             as in HDL. In unit instantiation statement, the formal pin may be
             connected to net which is declared explicitly.

             In Valence, the connection can also be made from formal pin to other
             pin or port, in which case Valence compiler shall create the net to
             fulfil the connection. The built-in naming convention is kicked in
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/

structure netlist of HSST_PAD_R
{
    device HSST_PAD_R_INST HSST_PAD_R_INST
       port map
       (
          PAD   =>  PAD,
          TX    =>  TX
       );

}; // end of structure netlist of HSST_PAD_R

/*******************************************************************************

  Device    [HSST_PAD_R]

  Author    []

  Abstract  [The floorplan structure]

  Revision History:

********************************************************************************/
floorplan
structure fp_struct of HSST_PAD_R
{

}; // end of structure fp_struct of HSST_PAD_R

timing tnl of HSST_PAD_R
{
     operator V_IBUF V_IBUF
        port map
        (
            I   =>   PAD,
            O    =>   TX
        );
};
/*******************************************************************************

  Device    [HSST_PAD_R]

  Author    [xiawei]

  Abstract  [Configure the configuration bits based on the value of config parameter]

  Revision History:

********************************************************************************/
configuration cfg of HSST_PAD_R
{

}; // end of configuration cfg of HSST_PAD_R

