/*
 * stm32f407xx.h
 *
 *  Created on: Jun 1, 2025
 *      Author: gunal
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

//....Memory BaseAddress
#define FLASH_BASEADDR		0x08000000U
#define SRAM1_BASEADDR		0x20000000U
#define SRAM2_BASEADDR		0x2001C000U
#define ROM_BASEADDR		0x1FFF0000U
#define SRAM_BASEADDR		SRAM1_BaseAddress

//.....

//....Peripheral Bus BaseAddess
#define PERIPH_BASEADDR     0x40000000U
#define APB1_BASEADDR 		PERIPH_BASEADDR
#define APB2_BASEADDR 		0x40010000U
#define AHB1_BASEADDR 		0x40020000U
#define AHB2_BASEADDR 		0x50000000U

//.....

//.... Peripheral on AHB1 BaseAddress
#define GPIOA_BASEADDR		0x40020000U
#define GPIOB_BASEADDR		0x40020400U
#define GPIOC_BASEADDR		0x40020800U
#define GPIOD_BASEADDR		0x40020C00U
#define GPIOE_BASEADDR		0x40021000U
#define GPIOF_BASEADDR		0x40021400U
#define GPIOG_BASEADDR		0x40021800U
#define GPIOH_BASEADDR		0x40021C00U
#define GPIOI_BASEADDR		0x40022000U

//.....

//.... Peripheral on APB2 BaseAddress
#define SPI1_BASEADDR		0x40013000U
#define USART1_BASEADDR		0x40011000U
#define USART6_BASEADDR		0x40011400U
#define EXTI_BASEADDR		0x40013C00U

//.....

//.... I2C Peripheral on APB1 BaseAddress
#define SPI2_BASEADDR		0x40003800U
#define SPI3_BASEADDR		0x40003C00U
#define USART2_BASEADDR		0x40004400U
#define USART3_BASEADDR		0x40004800U
#define UART4_BASEADDR		0x40004C00U
#define UART5_BASEADDR		0x40005000U
#define I2C1_BASEADDR		0x40005400U
#define I2C2_BASEADDR		0x40005800U
#define I2C3_BASEADDR		0x40005C00U

//.....

//.... SPI Peripheral BaseAddress


//.....



#endif /* INC_STM32F407XX_H_ */
