// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xFSuppression3x3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_magnitude_mat_V_V_dout,
        p_magnitude_mat_V_V_empty_n,
        p_magnitude_mat_V_V_read,
        p_phase_mat_V_V_dout,
        p_phase_mat_V_V_empty_n,
        p_phase_mat_V_V_read,
        p_dst_mat_V_V_din,
        p_dst_mat_V_V_full_n,
        p_dst_mat_V_V_write,
        low_threshold_dout,
        low_threshold_empty_n,
        low_threshold_read,
        high_threshold_dout,
        high_threshold_empty_n,
        high_threshold_read
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_pp0_stage0 = 9'd2;
parameter    ap_ST_fsm_state5 = 9'd4;
parameter    ap_ST_fsm_state6 = 9'd8;
parameter    ap_ST_fsm_state7 = 9'd16;
parameter    ap_ST_fsm_pp1_stage0 = 9'd32;
parameter    ap_ST_fsm_state16 = 9'd64;
parameter    ap_ST_fsm_state17 = 9'd128;
parameter    ap_ST_fsm_state18 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_magnitude_mat_V_V_dout;
input   p_magnitude_mat_V_V_empty_n;
output   p_magnitude_mat_V_V_read;
input  [7:0] p_phase_mat_V_V_dout;
input   p_phase_mat_V_V_empty_n;
output   p_phase_mat_V_V_read;
output  [1:0] p_dst_mat_V_V_din;
input   p_dst_mat_V_V_full_n;
output   p_dst_mat_V_V_write;
input  [7:0] low_threshold_dout;
input   low_threshold_empty_n;
output   low_threshold_read;
input  [7:0] high_threshold_dout;
input   high_threshold_empty_n;
output   high_threshold_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_magnitude_mat_V_V_read;
reg p_phase_mat_V_V_read;
reg[1:0] p_dst_mat_V_V_din;
reg p_dst_mat_V_V_write;
reg low_threshold_read;
reg high_threshold_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_magnitude_mat_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond1_i_reg_1284;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond_i_i_reg_1373;
reg   [0:0] tmp_3_i_reg_1356;
reg    p_phase_mat_V_V_blk_n;
reg    p_dst_mat_V_V_blk_n;
reg    ap_enable_reg_pp1_iter7;
reg   [0:0] tmp_11_i_reg_1391;
reg   [0:0] tmp_11_i_reg_1391_pp1_iter6_reg;
wire    ap_CS_fsm_state18;
reg    low_threshold_blk_n;
reg    high_threshold_blk_n;
reg   [10:0] t_V_reg_405;
reg   [10:0] t_V_5_reg_464;
reg   [10:0] t_V_5_reg_464_pp1_iter1_reg;
wire    ap_block_state8_pp1_stage0_iter0;
reg    ap_predicate_op103_read_state9;
reg    ap_predicate_op104_read_state9;
reg    ap_block_state9_pp1_stage0_iter1;
wire    ap_block_state10_pp1_stage0_iter2;
wire    ap_block_state11_pp1_stage0_iter3;
wire    ap_block_state12_pp1_stage0_iter4;
wire    ap_block_state13_pp1_stage0_iter5;
wire    ap_block_state14_pp1_stage0_iter6;
reg    ap_block_state15_pp1_stage0_iter7;
reg    ap_block_pp1_stage0_11001;
reg   [15:0] l20_buf_V_0_i_reg_476;
reg   [15:0] l20_buf_0_V_reg_488;
reg   [15:0] l20_buf_0_V_reg_488_pp1_iter6_reg;
reg   [15:0] l10_buf_0_V_reg_501;
reg   [15:0] l10_buf_V_0_i_reg_513;
reg   [7:0] angle_buf_V_1_i_reg_526;
reg   [15:0] l00_buf_0_V_reg_538;
reg   [15:0] l00_buf_V_0_i_reg_550;
reg   [15:0] reg_652;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] reg_659;
reg   [7:0] low_threshold_read_reg_1274;
reg    ap_block_state1;
reg   [7:0] high_threshold_read_reg_1279;
wire   [0:0] exitcond1_i_fu_665_p2;
reg   [0:0] exitcond1_i_reg_1284_pp0_iter1_reg;
wire   [10:0] col_V_fu_671_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] tmp_i_fu_677_p1;
reg   [63:0] tmp_i_reg_1293;
reg   [63:0] tmp_i_reg_1293_pp0_iter1_reg;
wire   [15:0] tmp_cast_i_fu_682_p1;
reg   [15:0] tmp_cast_i_reg_1317;
wire    ap_CS_fsm_state5;
wire   [15:0] tmp_66_cast_i_fu_685_p1;
reg   [15:0] tmp_66_cast_i_reg_1322;
wire   [0:0] tmp_i_8_fu_694_p2;
reg   [0:0] tmp_i_8_reg_1330;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond_i_fu_688_p2;
wire   [0:0] tmp_1_i_fu_700_p2;
reg   [0:0] tmp_1_i_reg_1336;
wire   [1:0] p_0298_3_i_fu_764_p3;
reg   [1:0] p_0298_3_i_reg_1341;
wire    ap_CS_fsm_state7;
wire   [1:0] p_0317_3_i_fu_780_p3;
reg   [1:0] p_0317_3_i_reg_1346;
wire   [1:0] p_0325_3_i_fu_796_p3;
reg   [1:0] p_0325_3_i_reg_1351;
wire   [0:0] tmp_3_i_fu_804_p2;
wire   [1:0] tmp_2_fu_810_p1;
reg   [1:0] tmp_2_reg_1360;
wire   [0:0] tmp_3_fu_814_p1;
reg   [0:0] tmp_3_reg_1364;
wire   [0:0] tmp_4_fu_818_p1;
reg   [0:0] tmp_4_reg_1368;
wire   [0:0] exitcond_i_i_fu_837_p2;
reg   [0:0] exitcond_i_i_reg_1373_pp1_iter1_reg;
reg   [0:0] exitcond_i_i_reg_1373_pp1_iter2_reg;
reg   [0:0] exitcond_i_i_reg_1373_pp1_iter3_reg;
reg   [0:0] exitcond_i_i_reg_1373_pp1_iter4_reg;
reg   [0:0] exitcond_i_i_reg_1373_pp1_iter5_reg;
reg   [0:0] exitcond_i_i_reg_1373_pp1_iter6_reg;
wire   [10:0] col_V_1_fu_843_p2;
reg   [10:0] col_V_1_reg_1377;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] tmp_10_i_fu_849_p1;
reg   [63:0] tmp_10_i_reg_1382;
reg   [63:0] tmp_10_i_reg_1382_pp1_iter3_reg;
wire   [0:0] tmp_11_i_fu_863_p2;
reg   [0:0] tmp_11_i_reg_1391_pp1_iter3_reg;
reg   [0:0] tmp_11_i_reg_1391_pp1_iter4_reg;
reg   [0:0] tmp_11_i_reg_1391_pp1_iter5_reg;
wire   [15:0] buf_0_V_q1;
reg   [15:0] buf_0_V_load_reg_1410;
reg    ap_enable_reg_pp1_iter4;
wire   [15:0] buf_1_V_q1;
reg   [15:0] buf_1_V_load_reg_1417;
wire   [15:0] buf_2_V_q1;
reg   [15:0] buf_2_V_load_reg_1424;
wire   [15:0] l00_buf_2_V_xfExtractPixels_fu_563_ap_return;
reg   [15:0] l00_buf_2_V_reg_1441;
reg    ap_enable_reg_pp1_iter5;
wire   [15:0] l10_buf_2_V_xfExtractPixels_fu_568_ap_return;
reg   [15:0] l10_buf_2_V_reg_1447;
wire   [15:0] l20_buf_2_V_xfExtractPixels_fu_573_ap_return;
reg   [15:0] l20_buf_2_V_reg_1452;
wire   [7:0] angle_1_V_q1;
reg   [7:0] angle_1_V_load_reg_1458;
wire   [7:0] angle_0_V_q1;
reg   [7:0] angle_0_V_load_reg_1463;
wire   [0:0] grp_fu_583_p2;
reg   [0:0] slt_reg_1468;
wire   [0:0] tmp_46_i_fu_896_p2;
reg   [0:0] tmp_46_i_reg_1473;
wire   [0:0] grp_fu_591_p2;
reg   [0:0] tmp_47_i_reg_1478;
wire   [0:0] grp_fu_597_p2;
reg   [0:0] tmp_57_i_reg_1483;
wire   [7:0] angle_buf_2_V_xfExtractPixels_1_fu_578_ap_return;
reg   [7:0] angle_buf_2_V_reg_1488;
reg    ap_enable_reg_pp1_iter6;
wire   [0:0] grp_fu_605_p2;
reg   [0:0] tmp_i2_reg_1493;
wire   [1:0] NMS_i_fu_918_p3;
reg   [1:0] NMS_i_reg_1498;
wire   [1:0] NMS_5_i_fu_972_p3;
reg   [1:0] NMS_5_i_reg_1503;
wire   [0:0] grp_fu_628_p2;
reg   [0:0] tmp_52_i_reg_1508;
wire   [0:0] grp_fu_634_p2;
reg   [0:0] slt3_reg_1514;
wire   [0:0] grp_fu_640_p2;
reg   [0:0] tmp_54_i_reg_1519;
wire   [0:0] grp_fu_646_p2;
reg   [0:0] tmp_56_i_reg_1524;
wire   [1:0] sel_tmp16_i_fu_1010_p3;
reg   [1:0] sel_tmp16_i_reg_1529;
reg   [0:0] tmp_i1_reg_1534;
wire    ap_CS_fsm_state16;
wire   [0:0] grp_fu_610_p2;
reg   [0:0] tmp_44_i1_reg_1541;
reg   [0:0] slt1_reg_1547;
wire   [1:0] NMS_i1_fu_1064_p3;
reg   [1:0] NMS_i1_reg_1552;
wire   [0:0] grp_fu_616_p2;
reg   [0:0] tmp_48_i1_reg_1560;
wire   [0:0] tmp_49_i1_fu_1072_p2;
reg   [0:0] tmp_49_i1_reg_1566;
wire   [0:0] grp_fu_622_p2;
reg   [0:0] tmp_50_i1_reg_1572;
reg   [0:0] tmp_52_i1_reg_1577;
reg   [0:0] slt2_reg_1583;
reg   [0:0] tmp_54_i1_reg_1588;
reg   [0:0] tmp_56_i1_reg_1593;
reg   [0:0] tmp_57_i1_reg_1599;
wire   [12:0] row_ind_V_fu_1078_p2;
reg   [12:0] row_ind_V_reg_1604;
wire   [12:0] read_ind_V_fu_1084_p2;
reg   [12:0] read_ind_V_reg_1610;
wire   [12:0] write_ind_V_fu_1090_p2;
reg   [12:0] write_ind_V_reg_1616;
wire   [9:0] row_V_fu_1096_p2;
reg   [9:0] row_V_reg_1622;
wire   [1:0] tmp_V_3_fu_1230_p3;
reg   [1:0] tmp_V_3_reg_1627;
wire    ap_CS_fsm_state17;
wire   [12:0] p_i_11_fu_1243_p3;
reg   [12:0] p_i_11_reg_1632;
wire   [12:0] read_ind_V_1_fu_1255_p3;
reg   [12:0] read_ind_V_1_reg_1637;
wire   [12:0] p_1_i_12_fu_1267_p3;
reg   [12:0] p_1_i_12_reg_1642;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_condition_pp1_exit_iter5_state13;
reg   [10:0] angle_0_V_address0;
reg    angle_0_V_ce0;
reg    angle_0_V_we0;
reg   [7:0] angle_0_V_d0;
wire   [10:0] angle_0_V_address1;
reg    angle_0_V_ce1;
reg   [10:0] angle_1_V_address0;
reg    angle_1_V_ce0;
reg    angle_1_V_we0;
reg   [7:0] angle_1_V_d0;
wire   [10:0] angle_1_V_address1;
reg    angle_1_V_ce1;
reg   [10:0] buf_0_V_address0;
reg    buf_0_V_ce0;
reg    buf_0_V_we0;
reg   [15:0] buf_0_V_d0;
wire   [10:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg   [10:0] buf_1_V_address0;
reg    buf_1_V_ce0;
reg    buf_1_V_we0;
reg   [15:0] buf_1_V_d0;
wire   [10:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg   [10:0] buf_2_V_address0;
reg    buf_2_V_ce0;
reg    buf_2_V_we0;
reg   [15:0] buf_2_V_d0;
wire   [10:0] buf_2_V_address1;
reg    buf_2_V_ce1;
wire    l00_buf_2_V_xfExtractPixels_fu_563_ap_ready;
wire    l10_buf_2_V_xfExtractPixels_fu_568_ap_ready;
wire    l20_buf_2_V_xfExtractPixels_fu_573_ap_ready;
wire    angle_buf_2_V_xfExtractPixels_1_fu_578_ap_ready;
wire   [7:0] angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read;
reg   [12:0] t_V_1_reg_416;
reg   [12:0] t_V_2_reg_428;
reg   [12:0] t_V_3_reg_440;
reg   [9:0] t_V_4_reg_452;
reg   [10:0] ap_phi_mux_t_V_5_phi_fu_468_p4;
reg   [15:0] ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4;
reg   [15:0] ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
reg   [15:0] ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4;
reg   [7:0] ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
reg   [15:0] ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4;
wire   [15:0] buf0_V_fu_869_p5;
wire   [15:0] buf1_V_fu_878_p5;
wire   [15:0] buf2_V_fu_887_p5;
wire   [10:0] buf_0_V_addr_1_gep_fu_315_p3;
wire   [10:0] buf_1_V_addr_1_gep_fu_321_p3;
wire   [10:0] buf_2_V_addr_gep_fu_327_p3;
wire   [10:0] angle_0_V_addr_1_gep_fu_336_p3;
wire   [10:0] angle_1_V_addr_gep_fu_342_p3;
wire   [1:0] tmp_V_7_fu_1056_p3;
reg    ap_block_pp1_stage0_01001;
reg   [1:0] p_4_i_fu_186;
reg   [1:0] p_3_i_fu_190;
reg   [1:0] p_2_i_fu_194;
reg   [15:0] grp_fu_583_p0;
reg   [15:0] grp_fu_583_p1;
reg   [15:0] grp_fu_591_p1;
reg   [15:0] grp_fu_597_p0;
reg   [15:0] grp_fu_597_p1;
reg   [7:0] grp_fu_610_p0;
reg   [7:0] grp_fu_616_p0;
reg   [15:0] grp_fu_622_p1;
reg   [7:0] grp_fu_628_p0;
reg   [7:0] grp_fu_646_p0;
wire   [0:0] tmp_2_i_fu_715_p2;
wire   [0:0] sel_tmp2_fu_745_p2;
wire   [0:0] sel_tmp3_fu_750_p2;
wire   [0:0] tmp_1_fu_759_p2;
wire   [1:0] sel_tmp_fu_755_p1;
wire   [1:0] p_i_fu_721_p3;
wire   [1:0] sel_tmp5_fu_772_p3;
wire   [1:0] p_1_i_fu_729_p3;
wire   [1:0] sel_tmp9_fu_788_p3;
wire   [1:0] p_2_i_9_fu_737_p3;
wire   [0:0] rev2_fu_908_p2;
wire   [0:0] or_cond_i_fu_913_p2;
wire   [0:0] sel_tmp2_i_fu_933_p2;
wire   [1:0] sel_tmp1_i_fu_925_p3;
wire   [0:0] tmp_fu_952_p2;
wire   [0:0] tmp_49_i_fu_947_p2;
wire   [0:0] sel_tmp4_i_fu_958_p2;
wire   [1:0] sel_tmp5_i_fu_964_p3;
wire   [1:0] NMS_2_i_fu_939_p3;
wire   [0:0] tmp_58_i_fu_980_p2;
wire   [0:0] tmp2_fu_991_p2;
wire   [0:0] tmp1_fu_985_p2;
wire   [0:0] sel_tmp13_i_fu_996_p2;
wire   [1:0] sel_tmp14_i_fu_1002_p3;
wire   [0:0] rev3_fu_1018_p2;
wire   [0:0] or_cond3_i_fu_1023_p2;
wire   [0:0] sel_tmp10_i_fu_1033_p2;
wire   [1:0] sel_tmp9_i_fu_1028_p3;
wire   [0:0] sel_tmp17_i_fu_1046_p2;
wire   [0:0] sel_tmp18_i_fu_1051_p2;
wire   [1:0] NMS_8_i_fu_1038_p3;
wire   [0:0] rev_fu_1102_p2;
wire   [0:0] tmp_5_fu_1107_p3;
wire   [0:0] or_cond_i1_fu_1115_p2;
wire   [0:0] sel_tmp2_i1_fu_1127_p2;
wire   [1:0] sel_tmp1_i1_fu_1121_p3;
wire   [0:0] tmp4_fu_1140_p2;
wire   [0:0] sel_tmp4_i1_fu_1144_p2;
wire   [1:0] sel_tmp5_i1_fu_1149_p3;
wire   [1:0] NMS_2_i1_fu_1132_p3;
wire   [0:0] rev1_fu_1163_p2;
wire   [1:0] NMS_5_i1_fu_1156_p3;
wire   [0:0] or_cond3_i1_fu_1168_p2;
wire   [0:0] sel_tmp10_i1_fu_1179_p2;
wire   [1:0] sel_tmp9_i1_fu_1173_p3;
wire   [0:0] tmp6_fu_1196_p2;
wire   [0:0] tmp5_fu_1192_p2;
wire   [0:0] sel_tmp13_i1_fu_1200_p2;
wire   [1:0] sel_tmp14_i1_fu_1206_p3;
wire   [0:0] sel_tmp17_i1_fu_1220_p2;
wire   [0:0] sel_tmp18_i1_fu_1225_p2;
wire   [1:0] NMS_8_i1_fu_1184_p3;
wire   [1:0] sel_tmp16_i1_fu_1213_p3;
wire   [0:0] tmp_6_i_fu_1238_p2;
wire   [0:0] tmp_7_i_fu_1250_p2;
wire   [0:0] tmp_8_i_fu_1262_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_1125;
reg    ap_condition_1129;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

xFSuppression3x3_hbi #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
angle_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(angle_0_V_address0),
    .ce0(angle_0_V_ce0),
    .we0(angle_0_V_we0),
    .d0(angle_0_V_d0),
    .address1(angle_0_V_address1),
    .ce1(angle_0_V_ce1),
    .q1(angle_0_V_q1)
);

xFSuppression3x3_hbi #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
angle_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(angle_1_V_address0),
    .ce0(angle_1_V_ce0),
    .we0(angle_1_V_we0),
    .d0(angle_1_V_d0),
    .address1(angle_1_V_address1),
    .ce1(angle_1_V_ce1),
    .q1(angle_1_V_q1)
);

xFSuppression3x3_jbC #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_address0),
    .ce0(buf_0_V_ce0),
    .we0(buf_0_V_we0),
    .d0(buf_0_V_d0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .q1(buf_0_V_q1)
);

xFSuppression3x3_jbC #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_address0),
    .ce0(buf_1_V_ce0),
    .we0(buf_1_V_we0),
    .d0(buf_1_V_d0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .q1(buf_1_V_q1)
);

xFSuppression3x3_jbC #(
    .DataWidth( 16 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_address0),
    .ce0(buf_2_V_ce0),
    .we0(buf_2_V_we0),
    .d0(buf_2_V_d0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .q1(buf_2_V_q1)
);

xfExtractPixels l00_buf_2_V_xfExtractPixels_fu_563(
    .ap_ready(l00_buf_2_V_xfExtractPixels_fu_563_ap_ready),
    .val1_V_read(buf0_V_fu_869_p5),
    .ap_return(l00_buf_2_V_xfExtractPixels_fu_563_ap_return)
);

xfExtractPixels l10_buf_2_V_xfExtractPixels_fu_568(
    .ap_ready(l10_buf_2_V_xfExtractPixels_fu_568_ap_ready),
    .val1_V_read(buf1_V_fu_878_p5),
    .ap_return(l10_buf_2_V_xfExtractPixels_fu_568_ap_return)
);

xfExtractPixels l20_buf_2_V_xfExtractPixels_fu_573(
    .ap_ready(l20_buf_2_V_xfExtractPixels_fu_573_ap_ready),
    .val1_V_read(buf2_V_fu_887_p5),
    .ap_return(l20_buf_2_V_xfExtractPixels_fu_573_ap_return)
);

xfExtractPixels_1 angle_buf_2_V_xfExtractPixels_1_fu_578(
    .ap_ready(angle_buf_2_V_xfExtractPixels_1_fu_578_ap_ready),
    .val1_V_read(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read),
    .ap_return(angle_buf_2_V_xfExtractPixels_1_fu_578_ap_return)
);

Canny_accel_mux_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
Canny_accel_mux_3mb6_U53(
    .din0(buf_0_V_load_reg_1410),
    .din1(buf_1_V_load_reg_1417),
    .din2(buf_2_V_load_reg_1424),
    .din3(p_0298_3_i_reg_1341),
    .dout(buf0_V_fu_869_p5)
);

Canny_accel_mux_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
Canny_accel_mux_3mb6_U54(
    .din0(buf_0_V_load_reg_1410),
    .din1(buf_1_V_load_reg_1417),
    .din2(buf_2_V_load_reg_1424),
    .din3(p_0317_3_i_reg_1346),
    .dout(buf1_V_fu_878_p5)
);

Canny_accel_mux_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
Canny_accel_mux_3mb6_U55(
    .din0(buf_0_V_load_reg_1410),
    .din1(buf_1_V_load_reg_1417),
    .din2(buf_2_V_load_reg_1424),
    .din3(p_0325_3_i_reg_1351),
    .dout(buf2_V_fu_887_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond_i_fu_688_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((exitcond_i_i_fu_837_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter5_state13)) begin
                ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter4;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp1_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        angle_buf_V_1_i_reg_526 <= angle_buf_2_V_reg_1488;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        angle_buf_V_1_i_reg_526 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        l00_buf_0_V_reg_538 <= l00_buf_2_V_reg_1441;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l00_buf_0_V_reg_538 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        l00_buf_V_0_i_reg_550 <= l00_buf_0_V_reg_538;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l00_buf_V_0_i_reg_550 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        l10_buf_0_V_reg_501 <= l10_buf_2_V_reg_1447;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l10_buf_0_V_reg_501 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        l10_buf_V_0_i_reg_513 <= l10_buf_0_V_reg_501;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l10_buf_V_0_i_reg_513 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        l20_buf_0_V_reg_488 <= l20_buf_2_V_reg_1452;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l20_buf_0_V_reg_488 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        l20_buf_V_0_i_reg_476 <= l20_buf_0_V_reg_488_pp1_iter6_reg;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l20_buf_V_0_i_reg_476 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        t_V_1_reg_416 <= 13'd2;
    end else if (((p_dst_mat_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        t_V_1_reg_416 <= p_i_11_reg_1632;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        t_V_2_reg_428 <= 13'd1;
    end else if (((p_dst_mat_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        t_V_2_reg_428 <= read_ind_V_1_reg_1637;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        t_V_3_reg_440 <= 13'd0;
    end else if (((p_dst_mat_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        t_V_3_reg_440 <= p_1_i_12_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        t_V_4_reg_452 <= 10'd1;
    end else if (((p_dst_mat_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        t_V_4_reg_452 <= row_V_reg_1622;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t_V_5_reg_464 <= col_V_1_reg_1377;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        t_V_5_reg_464 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_665_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_reg_405 <= col_V_fu_671_p2;
    end else if ((~((high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_405 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        NMS_5_i_reg_1503 <= NMS_5_i_fu_972_p3;
        NMS_i_reg_1498[1] <= NMS_i_fu_918_p3[1];
        sel_tmp16_i_reg_1529 <= sel_tmp16_i_fu_1010_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        NMS_i1_reg_1552[1] <= NMS_i1_fu_1064_p3[1];
        read_ind_V_reg_1610 <= read_ind_V_fu_1084_p2;
        row_V_reg_1622 <= row_V_fu_1096_p2;
        row_ind_V_reg_1604 <= row_ind_V_fu_1078_p2;
        slt1_reg_1547 <= grp_fu_583_p2;
        slt2_reg_1583 <= grp_fu_634_p2;
        tmp_44_i1_reg_1541 <= grp_fu_610_p2;
        tmp_48_i1_reg_1560 <= grp_fu_616_p2;
        tmp_49_i1_reg_1566 <= tmp_49_i1_fu_1072_p2;
        tmp_50_i1_reg_1572 <= grp_fu_622_p2;
        tmp_52_i1_reg_1577 <= grp_fu_628_p2;
        tmp_54_i1_reg_1588 <= grp_fu_640_p2;
        tmp_56_i1_reg_1593 <= grp_fu_646_p2;
        tmp_57_i1_reg_1599 <= grp_fu_597_p2;
        tmp_i1_reg_1534 <= grp_fu_605_p2;
        write_ind_V_reg_1616 <= write_ind_V_fu_1090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter4_reg == 1'd0) & (tmp_4_reg_1368 == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        angle_0_V_load_reg_1463 <= angle_0_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_1368 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        angle_1_V_load_reg_1458 <= angle_1_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        angle_buf_2_V_reg_1488 <= angle_buf_2_V_xfExtractPixels_1_fu_578_ap_return;
        slt3_reg_1514 <= grp_fu_634_p2;
        tmp_52_i_reg_1508 <= grp_fu_628_p2;
        tmp_54_i_reg_1519 <= grp_fu_640_p2;
        tmp_56_i_reg_1524 <= grp_fu_646_p2;
        tmp_i2_reg_1493 <= grp_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buf_0_V_load_reg_1410 <= buf_0_V_q1;
        buf_1_V_load_reg_1417 <= buf_1_V_q1;
        buf_2_V_load_reg_1424 <= buf_2_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        col_V_1_reg_1377 <= col_V_1_fu_843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond1_i_reg_1284 <= exitcond1_i_fu_665_p2;
        exitcond1_i_reg_1284_pp0_iter1_reg <= exitcond1_i_reg_1284;
        tmp_i_reg_1293_pp0_iter1_reg[10 : 0] <= tmp_i_reg_1293[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        exitcond_i_i_reg_1373 <= exitcond_i_i_fu_837_p2;
        exitcond_i_i_reg_1373_pp1_iter1_reg <= exitcond_i_i_reg_1373;
        t_V_5_reg_464_pp1_iter1_reg <= t_V_5_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        exitcond_i_i_reg_1373_pp1_iter2_reg <= exitcond_i_i_reg_1373_pp1_iter1_reg;
        exitcond_i_i_reg_1373_pp1_iter3_reg <= exitcond_i_i_reg_1373_pp1_iter2_reg;
        exitcond_i_i_reg_1373_pp1_iter4_reg <= exitcond_i_i_reg_1373_pp1_iter3_reg;
        exitcond_i_i_reg_1373_pp1_iter5_reg <= exitcond_i_i_reg_1373_pp1_iter4_reg;
        exitcond_i_i_reg_1373_pp1_iter6_reg <= exitcond_i_i_reg_1373_pp1_iter5_reg;
        l20_buf_0_V_reg_488_pp1_iter6_reg <= l20_buf_0_V_reg_488;
        tmp_10_i_reg_1382_pp1_iter3_reg[10 : 0] <= tmp_10_i_reg_1382[10 : 0];
        tmp_11_i_reg_1391_pp1_iter3_reg <= tmp_11_i_reg_1391;
        tmp_11_i_reg_1391_pp1_iter4_reg <= tmp_11_i_reg_1391_pp1_iter3_reg;
        tmp_11_i_reg_1391_pp1_iter5_reg <= tmp_11_i_reg_1391_pp1_iter4_reg;
        tmp_11_i_reg_1391_pp1_iter6_reg <= tmp_11_i_reg_1391_pp1_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        high_threshold_read_reg_1279 <= high_threshold_dout;
        low_threshold_read_reg_1274 <= low_threshold_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        l00_buf_2_V_reg_1441 <= l00_buf_2_V_xfExtractPixels_fu_563_ap_return;
        l10_buf_2_V_reg_1447 <= l10_buf_2_V_xfExtractPixels_fu_568_ap_return;
        l20_buf_2_V_reg_1452 <= l20_buf_2_V_xfExtractPixels_fu_573_ap_return;
        slt_reg_1468 <= grp_fu_583_p2;
        tmp_47_i_reg_1478 <= grp_fu_591_p2;
        tmp_57_i_reg_1483 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_0298_3_i_reg_1341 <= p_0298_3_i_fu_764_p3;
        p_0317_3_i_reg_1346 <= p_0317_3_i_fu_780_p3;
        p_0325_3_i_reg_1351 <= p_0325_3_i_fu_796_p3;
        p_2_i_fu_194 <= p_0298_3_i_fu_764_p3;
        p_3_i_fu_190 <= p_0317_3_i_fu_780_p3;
        p_4_i_fu_186 <= p_0325_3_i_fu_796_p3;
        tmp_2_reg_1360 <= tmp_2_fu_810_p1;
        tmp_3_i_reg_1356 <= tmp_3_i_fu_804_p2;
        tmp_3_reg_1364 <= tmp_3_fu_814_p1;
        tmp_4_reg_1368 <= tmp_4_fu_818_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_1_i_12_reg_1642 <= p_1_i_12_fu_1267_p3;
        p_i_11_reg_1632 <= p_i_11_fu_1243_p3;
        read_ind_V_1_reg_1637 <= read_ind_V_1_fu_1255_p3;
        tmp_V_3_reg_1627 <= tmp_V_3_fu_1230_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op103_read_state9 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((exitcond1_i_reg_1284 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_652 <= p_magnitude_mat_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op104_read_state9 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((exitcond1_i_reg_1284 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_659 <= p_phase_mat_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_10_i_reg_1382[10 : 0] <= tmp_10_i_fu_849_p1[10 : 0];
        tmp_11_i_reg_1391 <= tmp_11_i_fu_863_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_1_i_reg_1336 <= tmp_1_i_fu_700_p2;
        tmp_i_8_reg_1330 <= tmp_i_8_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_1373_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_46_i_reg_1473 <= tmp_46_i_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_66_cast_i_reg_1322[7 : 0] <= tmp_66_cast_i_fu_685_p1[7 : 0];
        tmp_cast_i_reg_1317[7 : 0] <= tmp_cast_i_fu_682_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_665_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_1293[10 : 0] <= tmp_i_fu_677_p1[10 : 0];
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_1356 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_3_reg_1364 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        angle_0_V_address0 = angle_0_V_addr_1_gep_fu_336_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_3_reg_1364 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        angle_0_V_address0 = tmp_10_i_fu_849_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        angle_0_V_address0 = tmp_i_reg_1293_pp0_iter1_reg;
    end else begin
        angle_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_3_reg_1364 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_3_reg_1364 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        angle_0_V_ce0 = 1'b1;
    end else begin
        angle_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        angle_0_V_ce1 = 1'b1;
    end else begin
        angle_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_3_reg_1364 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        angle_0_V_d0 = 8'd0;
    end else if ((((tmp_3_i_reg_1356 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_3_reg_1364 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        angle_0_V_d0 = reg_659;
    end else begin
        angle_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_3_reg_1364 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((exitcond1_i_reg_1284_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_3_reg_1364 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        angle_0_V_we0 = 1'b1;
    end else begin
        angle_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1125)) begin
        if ((tmp_3_i_reg_1356 == 1'd1)) begin
            angle_1_V_address0 = angle_1_V_addr_gep_fu_342_p3;
        end else if ((tmp_3_i_reg_1356 == 1'd0)) begin
            angle_1_V_address0 = tmp_10_i_fu_849_p1;
        end else begin
            angle_1_V_address0 = 'bx;
        end
    end else begin
        angle_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_reg_1364 == 1'd1) & (tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((tmp_3_reg_1364 == 1'd1) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        angle_1_V_ce0 = 1'b1;
    end else begin
        angle_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        angle_1_V_ce1 = 1'b1;
    end else begin
        angle_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1125)) begin
        if ((tmp_3_i_reg_1356 == 1'd1)) begin
            angle_1_V_d0 = reg_659;
        end else if ((tmp_3_i_reg_1356 == 1'd0)) begin
            angle_1_V_d0 = 8'd0;
        end else begin
            angle_1_V_d0 = 'bx;
        end
    end else begin
        angle_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_reg_1364 == 1'd1) & (tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((tmp_3_reg_1364 == 1'd1) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        angle_1_V_we0 = 1'b1;
    end else begin
        angle_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_i_fu_665_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_condition_pp1_exit_iter5_state13 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter5_state13 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_fu_688_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4 = angle_buf_2_V_reg_1488;
    end else begin
        ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4 = angle_buf_V_1_i_reg_526;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4 = l00_buf_0_V_reg_538;
    end else begin
        ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4 = l00_buf_V_0_i_reg_550;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        ap_phi_mux_l10_buf_0_V_phi_fu_505_p4 = l10_buf_2_V_reg_1447;
    end else begin
        ap_phi_mux_l10_buf_0_V_phi_fu_505_p4 = l10_buf_0_V_reg_501;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4 = l10_buf_0_V_reg_501;
    end else begin
        ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4 = l10_buf_V_0_i_reg_513;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4 = l20_buf_0_V_reg_488_pp1_iter6_reg;
    end else begin
        ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4 = l20_buf_V_0_i_reg_476;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_t_V_5_phi_fu_468_p4 = col_V_1_reg_1377;
    end else begin
        ap_phi_mux_t_V_5_phi_fu_468_p4 = t_V_5_reg_464;
    end
end

always @ (*) begin
    if (((exitcond_i_fu_688_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_1356 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_0_V_address0 = buf_0_V_addr_1_gep_fu_315_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_0_V_address0 = tmp_10_i_fu_849_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        buf_0_V_address0 = tmp_i_fu_677_p1;
    end else begin
        buf_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buf_0_V_ce1 = 1'b1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_1356 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_0_V_d0 = reg_652;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_0_V_d0 = 16'd0;
    end else begin
        buf_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((exitcond1_i_fu_665_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_0_V_we0 = 1'b1;
    end else begin
        buf_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_1356 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_1_V_address0 = buf_1_V_addr_1_gep_fu_321_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_1_V_address0 = tmp_10_i_fu_849_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_1_V_address0 = tmp_i_reg_1293_pp0_iter1_reg;
    end else begin
        buf_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buf_1_V_ce1 = 1'b1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_1_V_d0 = 16'd0;
    end else if ((((tmp_3_i_reg_1356 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        buf_1_V_d0 = reg_652;
    end else begin
        buf_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((exitcond1_i_reg_1284_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (tmp_2_reg_1360 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_1_V_we0 = 1'b1;
    end else begin
        buf_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1129)) begin
        if ((tmp_3_i_reg_1356 == 1'd1)) begin
            buf_2_V_address0 = buf_2_V_addr_gep_fu_327_p3;
        end else if ((tmp_3_i_reg_1356 == 1'd0)) begin
            buf_2_V_address0 = tmp_10_i_fu_849_p1;
        end else begin
            buf_2_V_address0 = 'bx;
        end
    end else begin
        buf_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_2_reg_1360 == 2'd1) & ~(tmp_2_reg_1360 == 2'd0) & (tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | (~(tmp_2_reg_1360 == 2'd1) & ~(tmp_2_reg_1360 == 2'd0) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buf_2_V_ce1 = 1'b1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1129)) begin
        if ((tmp_3_i_reg_1356 == 1'd1)) begin
            buf_2_V_d0 = reg_652;
        end else if ((tmp_3_i_reg_1356 == 1'd0)) begin
            buf_2_V_d0 = 16'd0;
        end else begin
            buf_2_V_d0 = 'bx;
        end
    end else begin
        buf_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_2_reg_1360 == 2'd1) & ~(tmp_2_reg_1360 == 2'd0) & (tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | (~(tmp_2_reg_1360 == 2'd1) & ~(tmp_2_reg_1360 == 2'd0) & (tmp_3_i_reg_1356 == 1'd0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_2_V_we0 = 1'b1;
    end else begin
        buf_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_583_p0 = l10_buf_V_0_i_reg_513;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_583_p0 = ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4;
    end else begin
        grp_fu_583_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_583_p1 = l10_buf_0_V_reg_501;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_583_p1 = ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
    end else begin
        grp_fu_583_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_591_p1 = l10_buf_0_V_reg_501;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_591_p1 = ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
    end else begin
        grp_fu_591_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_597_p0 = l10_buf_0_V_reg_501;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_597_p0 = ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
    end else begin
        grp_fu_597_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_597_p1 = l00_buf_V_0_i_reg_550;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_597_p1 = ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4;
    end else begin
        grp_fu_597_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_610_p0 = angle_buf_V_1_i_reg_526;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        grp_fu_610_p0 = ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
    end else begin
        grp_fu_610_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_616_p0 = angle_buf_V_1_i_reg_526;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        grp_fu_616_p0 = ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
    end else begin
        grp_fu_616_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_622_p1 = l20_buf_V_0_i_reg_476;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        grp_fu_622_p1 = ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4;
    end else begin
        grp_fu_622_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_628_p0 = angle_buf_V_1_i_reg_526;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        grp_fu_628_p0 = ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
    end else begin
        grp_fu_628_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_646_p0 = angle_buf_V_1_i_reg_526;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        grp_fu_646_p0 = ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
    end else begin
        grp_fu_646_p0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        high_threshold_blk_n = high_threshold_empty_n;
    end else begin
        high_threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        high_threshold_read = 1'b1;
    end else begin
        high_threshold_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        low_threshold_blk_n = low_threshold_empty_n;
    end else begin
        low_threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        low_threshold_read = 1'b1;
    end else begin
        low_threshold_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b0 == ap_block_pp1_stage0) & (tmp_11_i_reg_1391_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
        p_dst_mat_V_V_blk_n = p_dst_mat_V_V_full_n;
    end else begin
        p_dst_mat_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((p_dst_mat_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        p_dst_mat_V_V_din = tmp_V_3_reg_1627;
    end else if (((tmp_11_i_reg_1391_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        p_dst_mat_V_V_din = tmp_V_7_fu_1056_p3;
    end else begin
        p_dst_mat_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_11_i_reg_1391_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((p_dst_mat_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18)))) begin
        p_dst_mat_V_V_write = 1'b1;
    end else begin
        p_dst_mat_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1356 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((exitcond1_i_reg_1284 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_magnitude_mat_V_V_blk_n = p_magnitude_mat_V_V_empty_n;
    end else begin
        p_magnitude_mat_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op103_read_state9 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((exitcond1_i_reg_1284 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_magnitude_mat_V_V_read = 1'b1;
    end else begin
        p_magnitude_mat_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1356 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((exitcond1_i_reg_1284 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_phase_mat_V_V_blk_n = p_phase_mat_V_V_empty_n;
    end else begin
        p_phase_mat_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op104_read_state9 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((exitcond1_i_reg_1284 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_phase_mat_V_V_read = 1'b1;
    end else begin
        p_phase_mat_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond1_i_fu_665_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((exitcond1_i_fu_665_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond_i_fu_688_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((p_dst_mat_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign NMS_2_i1_fu_1132_p3 = ((sel_tmp2_i1_fu_1127_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp1_i1_fu_1121_p3);

assign NMS_2_i_fu_939_p3 = ((sel_tmp2_i_fu_933_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp1_i_fu_925_p3);

assign NMS_5_i1_fu_1156_p3 = ((tmp_48_i1_reg_1560[0:0] === 1'b1) ? sel_tmp5_i1_fu_1149_p3 : NMS_2_i1_fu_1132_p3);

assign NMS_5_i_fu_972_p3 = ((grp_fu_616_p2[0:0] === 1'b1) ? sel_tmp5_i_fu_964_p3 : NMS_2_i_fu_939_p3);

assign NMS_8_i1_fu_1184_p3 = ((sel_tmp10_i1_fu_1179_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp9_i1_fu_1173_p3);

assign NMS_8_i_fu_1038_p3 = ((sel_tmp10_i_fu_1033_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp9_i_fu_1028_p3);

assign NMS_i1_fu_1064_p3 = ((grp_fu_591_p2[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign NMS_i_fu_918_p3 = ((tmp_47_i_reg_1478[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign angle_0_V_addr_1_gep_fu_336_p3 = tmp_10_i_fu_849_p1;

assign angle_0_V_address1 = tmp_10_i_reg_1382_pp1_iter3_reg;

assign angle_1_V_addr_gep_fu_342_p3 = tmp_10_i_fu_849_p1;

assign angle_1_V_address1 = tmp_10_i_reg_1382_pp1_iter3_reg;

assign angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read = ((tmp_4_reg_1368[0:0] === 1'b1) ? angle_1_V_load_reg_1458 : angle_0_V_load_reg_1463);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond1_i_reg_1284 == 1'd0) & (p_phase_mat_V_V_empty_n == 1'b0)) | ((exitcond1_i_reg_1284 == 1'd0) & (p_magnitude_mat_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond1_i_reg_1284 == 1'd0) & (p_phase_mat_V_V_empty_n == 1'b0)) | ((exitcond1_i_reg_1284 == 1'd0) & (p_magnitude_mat_V_V_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((tmp_11_i_reg_1391_pp1_iter6_reg == 1'd0) & (p_dst_mat_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((p_phase_mat_V_V_empty_n == 1'b0) & (ap_predicate_op104_read_state9 == 1'b1)) | ((p_magnitude_mat_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state9 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((tmp_11_i_reg_1391_pp1_iter6_reg == 1'd0) & (p_dst_mat_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((p_phase_mat_V_V_empty_n == 1'b0) & (ap_predicate_op104_read_state9 == 1'b1)) | ((p_magnitude_mat_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state9 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((tmp_11_i_reg_1391_pp1_iter6_reg == 1'd0) & (p_dst_mat_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((p_phase_mat_V_V_empty_n == 1'b0) & (ap_predicate_op104_read_state9 == 1'b1)) | ((p_magnitude_mat_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state9 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp1_stage0_iter7 = ((tmp_11_i_reg_1391_pp1_iter6_reg == 1'd0) & (p_dst_mat_V_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((exitcond1_i_reg_1284 == 1'd0) & (p_phase_mat_V_V_empty_n == 1'b0)) | ((exitcond1_i_reg_1284 == 1'd0) & (p_magnitude_mat_V_V_empty_n == 1'b0)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp1_stage0_iter1 = (((p_phase_mat_V_V_empty_n == 1'b0) & (ap_predicate_op104_read_state9 == 1'b1)) | ((p_magnitude_mat_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_1125 = ((tmp_3_reg_1364 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1129 = (~(tmp_2_reg_1360 == 2'd1) & ~(tmp_2_reg_1360 == 2'd0) & (1'b0 == ap_block_pp1_stage0) & (exitcond_i_i_reg_1373_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_predicate_op103_read_state9 = ((tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373 == 1'd0));
end

always @ (*) begin
    ap_predicate_op104_read_state9 = ((tmp_3_i_reg_1356 == 1'd1) & (exitcond_i_i_reg_1373 == 1'd0));
end

assign buf_0_V_addr_1_gep_fu_315_p3 = tmp_10_i_fu_849_p1;

assign buf_0_V_address1 = tmp_10_i_reg_1382;

assign buf_1_V_addr_1_gep_fu_321_p3 = tmp_10_i_fu_849_p1;

assign buf_1_V_address1 = tmp_10_i_reg_1382;

assign buf_2_V_addr_gep_fu_327_p3 = tmp_10_i_fu_849_p1;

assign buf_2_V_address1 = tmp_10_i_reg_1382;

assign col_V_1_fu_843_p2 = (ap_phi_mux_t_V_5_phi_fu_468_p4 + 11'd1);

assign col_V_fu_671_p2 = (t_V_reg_405 + 11'd1);

assign exitcond1_i_fu_665_p2 = ((t_V_reg_405 == 11'd1280) ? 1'b1 : 1'b0);

assign exitcond_i_fu_688_p2 = ((t_V_4_reg_452 == 10'd721) ? 1'b1 : 1'b0);

assign exitcond_i_i_fu_837_p2 = ((ap_phi_mux_t_V_5_phi_fu_468_p4 == 11'd1280) ? 1'b1 : 1'b0);

assign grp_fu_583_p2 = (($signed(grp_fu_583_p0) < $signed(grp_fu_583_p1)) ? 1'b1 : 1'b0);

assign grp_fu_591_p2 = (($signed(tmp_66_cast_i_reg_1322) < $signed(grp_fu_591_p1)) ? 1'b1 : 1'b0);

assign grp_fu_597_p2 = (($signed(grp_fu_597_p0) > $signed(grp_fu_597_p1)) ? 1'b1 : 1'b0);

assign grp_fu_605_p2 = (($signed(tmp_cast_i_reg_1317) < $signed(l10_buf_0_V_reg_501)) ? 1'b1 : 1'b0);

assign grp_fu_610_p2 = ((grp_fu_610_p0 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_616_p2 = ((grp_fu_616_p0 == 8'd45) ? 1'b1 : 1'b0);

assign grp_fu_622_p2 = (($signed(l10_buf_0_V_reg_501) > $signed(grp_fu_622_p1)) ? 1'b1 : 1'b0);

assign grp_fu_628_p2 = ((grp_fu_628_p0 == 8'd90) ? 1'b1 : 1'b0);

assign grp_fu_634_p2 = (($signed(l00_buf_0_V_reg_538) < $signed(l10_buf_0_V_reg_501)) ? 1'b1 : 1'b0);

assign grp_fu_640_p2 = (($signed(l10_buf_0_V_reg_501) < $signed(l20_buf_0_V_reg_488)) ? 1'b1 : 1'b0);

assign grp_fu_646_p2 = ((grp_fu_646_p0 == 8'd135) ? 1'b1 : 1'b0);

assign or_cond3_i1_fu_1168_p2 = (tmp_54_i1_reg_1588 | rev1_fu_1163_p2);

assign or_cond3_i_fu_1023_p2 = (tmp_54_i_reg_1519 | rev3_fu_1018_p2);

assign or_cond_i1_fu_1115_p2 = (tmp_5_fu_1107_p3 | rev_fu_1102_p2);

assign or_cond_i_fu_913_p2 = (tmp_46_i_reg_1473 | rev2_fu_908_p2);

assign p_0298_3_i_fu_764_p3 = ((tmp_1_fu_759_p2[0:0] === 1'b1) ? sel_tmp_fu_755_p1 : p_i_fu_721_p3);

assign p_0317_3_i_fu_780_p3 = ((tmp_1_fu_759_p2[0:0] === 1'b1) ? sel_tmp5_fu_772_p3 : p_1_i_fu_729_p3);

assign p_0325_3_i_fu_796_p3 = ((tmp_1_fu_759_p2[0:0] === 1'b1) ? sel_tmp9_fu_788_p3 : p_2_i_9_fu_737_p3);

assign p_1_i_12_fu_1267_p3 = ((tmp_8_i_fu_1262_p2[0:0] === 1'b1) ? 13'd0 : write_ind_V_reg_1616);

assign p_1_i_fu_729_p3 = ((tmp_2_i_fu_715_p2[0:0] === 1'b1) ? 2'd0 : p_3_i_fu_190);

assign p_2_i_9_fu_737_p3 = ((tmp_2_i_fu_715_p2[0:0] === 1'b1) ? 2'd1 : p_4_i_fu_186);

assign p_i_11_fu_1243_p3 = ((tmp_6_i_fu_1238_p2[0:0] === 1'b1) ? 13'd0 : row_ind_V_reg_1604);

assign p_i_fu_721_p3 = ((tmp_2_i_fu_715_p2[0:0] === 1'b1) ? 2'd2 : p_2_i_fu_194);

assign read_ind_V_1_fu_1255_p3 = ((tmp_7_i_fu_1250_p2[0:0] === 1'b1) ? 13'd0 : read_ind_V_reg_1610);

assign read_ind_V_fu_1084_p2 = (t_V_2_reg_428 + 13'd1);

assign rev1_fu_1163_p2 = (slt2_reg_1583 ^ 1'd1);

assign rev2_fu_908_p2 = (slt_reg_1468 ^ 1'd1);

assign rev3_fu_1018_p2 = (slt3_reg_1514 ^ 1'd1);

assign rev_fu_1102_p2 = (slt1_reg_1547 ^ 1'd1);

assign row_V_fu_1096_p2 = (t_V_4_reg_452 + 10'd1);

assign row_ind_V_fu_1078_p2 = (t_V_1_reg_416 + 13'd1);

assign sel_tmp10_i1_fu_1179_p2 = (tmp_52_i1_reg_1577 & or_cond3_i1_fu_1168_p2);

assign sel_tmp10_i_fu_1033_p2 = (tmp_52_i_reg_1508 & or_cond3_i_fu_1023_p2);

assign sel_tmp13_i1_fu_1200_p2 = (tmp6_fu_1196_p2 & tmp5_fu_1192_p2);

assign sel_tmp13_i_fu_996_p2 = (tmp2_fu_991_p2 & tmp1_fu_985_p2);

assign sel_tmp14_i1_fu_1206_p3 = ((sel_tmp13_i1_fu_1200_p2[0:0] === 1'b1) ? NMS_i1_reg_1552 : 2'd0);

assign sel_tmp14_i_fu_1002_p3 = ((sel_tmp13_i_fu_996_p2[0:0] === 1'b1) ? NMS_i_fu_918_p3 : 2'd0);

assign sel_tmp16_i1_fu_1213_p3 = ((tmp_i1_reg_1534[0:0] === 1'b1) ? sel_tmp14_i1_fu_1206_p3 : 2'd0);

assign sel_tmp16_i_fu_1010_p3 = ((grp_fu_605_p2[0:0] === 1'b1) ? sel_tmp14_i_fu_1002_p3 : 2'd0);

assign sel_tmp17_i1_fu_1220_p2 = (tmp_56_i1_reg_1593 ^ 1'd1);

assign sel_tmp17_i_fu_1046_p2 = (tmp_56_i_reg_1524 ^ 1'd1);

assign sel_tmp18_i1_fu_1225_p2 = (tmp_i1_reg_1534 & sel_tmp17_i1_fu_1220_p2);

assign sel_tmp18_i_fu_1051_p2 = (tmp_i2_reg_1493 & sel_tmp17_i_fu_1046_p2);

assign sel_tmp1_i1_fu_1121_p3 = ((tmp_44_i1_reg_1541[0:0] === 1'b1) ? NMS_i1_reg_1552 : 2'd0);

assign sel_tmp1_i_fu_925_p3 = ((grp_fu_610_p2[0:0] === 1'b1) ? NMS_i_fu_918_p3 : 2'd0);

assign sel_tmp2_fu_745_p2 = (tmp_i_8_reg_1330 ^ 1'd1);

assign sel_tmp2_i1_fu_1127_p2 = (tmp_44_i1_reg_1541 & or_cond_i1_fu_1115_p2);

assign sel_tmp2_i_fu_933_p2 = (or_cond_i_fu_913_p2 & grp_fu_610_p2);

assign sel_tmp3_fu_750_p2 = (tmp_1_i_reg_1336 & sel_tmp2_fu_745_p2);

assign sel_tmp4_i1_fu_1144_p2 = (tmp_49_i1_reg_1566 & tmp4_fu_1140_p2);

assign sel_tmp4_i_fu_958_p2 = (tmp_fu_952_p2 & tmp_49_i_fu_947_p2);

assign sel_tmp5_fu_772_p3 = ((sel_tmp3_fu_750_p2[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign sel_tmp5_i1_fu_1149_p3 = ((sel_tmp4_i1_fu_1144_p2[0:0] === 1'b1) ? NMS_i1_reg_1552 : 2'd0);

assign sel_tmp5_i_fu_964_p3 = ((sel_tmp4_i_fu_958_p2[0:0] === 1'b1) ? NMS_i_fu_918_p3 : 2'd0);

assign sel_tmp9_fu_788_p3 = ((sel_tmp3_fu_750_p2[0:0] === 1'b1) ? 2'd0 : 2'd2);

assign sel_tmp9_i1_fu_1173_p3 = ((tmp_52_i1_reg_1577[0:0] === 1'b1) ? NMS_i1_reg_1552 : NMS_5_i1_fu_1156_p3);

assign sel_tmp9_i_fu_1028_p3 = ((tmp_52_i_reg_1508[0:0] === 1'b1) ? NMS_i_reg_1498 : NMS_5_i_reg_1503);

assign sel_tmp_fu_755_p1 = sel_tmp3_fu_750_p2;

assign tmp1_fu_985_p2 = (grp_fu_646_p2 & grp_fu_605_p2);

assign tmp2_fu_991_p2 = (tmp_58_i_fu_980_p2 & tmp_57_i_reg_1483);

assign tmp4_fu_1140_p2 = (tmp_50_i1_reg_1572 & tmp_48_i1_reg_1560);

assign tmp5_fu_1192_p2 = (tmp_i1_reg_1534 & tmp_56_i1_reg_1593);

assign tmp6_fu_1196_p2 = (tmp_57_i1_reg_1599 & tmp_49_i1_reg_1566);

assign tmp_10_i_fu_849_p1 = t_V_5_reg_464_pp1_iter1_reg;

assign tmp_11_i_fu_863_p2 = ((t_V_5_reg_464_pp1_iter1_reg == 11'd0) ? 1'b1 : 1'b0);

assign tmp_1_fu_759_p2 = (tmp_i_8_reg_1330 | sel_tmp3_fu_750_p2);

assign tmp_1_i_fu_700_p2 = ((t_V_1_reg_416 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_2_fu_810_p1 = t_V_1_reg_416[1:0];

assign tmp_2_i_fu_715_p2 = ((t_V_1_reg_416 == 13'd1) ? 1'b1 : 1'b0);

assign tmp_3_fu_814_p1 = t_V_2_reg_428[0:0];

assign tmp_3_i_fu_804_p2 = ((t_V_4_reg_452 < 10'd720) ? 1'b1 : 1'b0);

assign tmp_46_i_fu_896_p2 = (($signed(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4) < $signed(l10_buf_2_V_xfExtractPixels_fu_568_ap_return)) ? 1'b1 : 1'b0);

assign tmp_49_i1_fu_1072_p2 = (($signed(l10_buf_0_V_reg_501) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_49_i_fu_947_p2 = (($signed(l10_buf_0_V_reg_501) > $signed(l00_buf_2_V_reg_1441)) ? 1'b1 : 1'b0);

assign tmp_4_fu_818_p1 = t_V_3_reg_440[0:0];

assign tmp_58_i_fu_980_p2 = (($signed(l10_buf_0_V_reg_501) > $signed(l20_buf_2_V_reg_1452)) ? 1'b1 : 1'b0);

assign tmp_5_fu_1107_p3 = l10_buf_0_V_reg_501[32'd15];

assign tmp_66_cast_i_fu_685_p1 = high_threshold_read_reg_1279;

assign tmp_6_i_fu_1238_p2 = ((row_ind_V_reg_1604 == 13'd3) ? 1'b1 : 1'b0);

assign tmp_7_i_fu_1250_p2 = ((read_ind_V_reg_1610 == 13'd2) ? 1'b1 : 1'b0);

assign tmp_8_i_fu_1262_p2 = ((write_ind_V_reg_1616 == 13'd2) ? 1'b1 : 1'b0);

assign tmp_V_3_fu_1230_p3 = ((sel_tmp18_i1_fu_1225_p2[0:0] === 1'b1) ? NMS_8_i1_fu_1184_p3 : sel_tmp16_i1_fu_1213_p3);

assign tmp_V_7_fu_1056_p3 = ((sel_tmp18_i_fu_1051_p2[0:0] === 1'b1) ? NMS_8_i_fu_1038_p3 : sel_tmp16_i_reg_1529);

assign tmp_cast_i_fu_682_p1 = low_threshold_read_reg_1274;

assign tmp_fu_952_p2 = (grp_fu_622_p2 & grp_fu_616_p2);

assign tmp_i_8_fu_694_p2 = ((t_V_1_reg_416 == 13'd2) ? 1'b1 : 1'b0);

assign tmp_i_fu_677_p1 = t_V_reg_405;

assign write_ind_V_fu_1090_p2 = (t_V_3_reg_440 + 13'd1);

always @ (posedge ap_clk) begin
    tmp_i_reg_1293[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_i_reg_1293_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_cast_i_reg_1317[15:8] <= 8'b00000000;
    tmp_66_cast_i_reg_1322[15:8] <= 8'b00000000;
    tmp_10_i_reg_1382[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_10_i_reg_1382_pp1_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    NMS_i_reg_1498[0] <= 1'b1;
    NMS_i1_reg_1552[0] <= 1'b1;
end

endmodule //xFSuppression3x3
