instructions_rom.v,verilog,xil_defaultlib,../../../../iap_project.srcs/sources_1/ip/instructions_rom/sim/instructions_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
