// Seed: 4125200845
module automatic module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_1
  ); id_2(
      1
  );
  wire id_3;
endmodule
module module_2 (
    inout wand id_0,
    output supply1 id_1,
    output tri id_2,
    input uwire id_3,
    output supply1 id_4
);
  if (1) begin
    begin
      assign id_2 = 1;
    end
  end else uwire id_6, id_7 = 1;
  wire id_8;
  wire id_9, id_10;
  assign id_7 = id_0;
  always return 1;
  assign id_10 = id_8;
  wire id_11;
  wire id_12;
  wire id_13, id_14;
  module_0(
      id_8, id_10, id_12, id_9
  );
endmodule
