{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 16:42:55 2021 " "Info: Processing started: Sat Jan 02 16:42:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令译码器/command_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令译码器/command_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_decoder-structural " "Info: Found design unit 1: command_decoder-structural" {  } { { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 command_decoder " "Info: Found entity 1: command_decoder" {  } { { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令寄存器IR/IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令寄存器IR/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-bhv " "Info: Found design unit 1: IR-bhv" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令计数器PC/PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令计数器PC/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-bhv " "Info: Found design unit 1: PC-bhv" {  } { { "../指令计数器PC/PC.vhd" "" { Text "D:/文档/数电实验/指令计数器PC/PC.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "../指令计数器PC/PC.vhd" "" { Text "D:/文档/数电实验/指令计数器PC/PC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../移位逻辑/shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../移位逻辑/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-bhv " "Info: Found design unit 1: shift-bhv" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../选择器/MUX_8_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../选择器/MUX_8_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8_3_1-behavior " "Info: Found design unit 1: MUX_8_3_1-behavior" {  } { { "../选择器/MUX_8_3_1.vhd" "" { Text "D:/文档/数电实验/选择器/MUX_8_3_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_3_1 " "Info: Found entity 1: MUX_8_3_1" {  } { { "../选择器/MUX_8_3_1.vhd" "" { Text "D:/文档/数电实验/选择器/MUX_8_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../稳定器/stabilizer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../稳定器/stabilizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stabilizer-bhv " "Info: Found design unit 1: stabilizer-bhv" {  } { { "../稳定器/stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stabilizer " "Info: Found entity 1: stabilizer" {  } { { "../稳定器/stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../通用寄存器组/SRG_group.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../通用寄存器组/SRG_group.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRG_group-bhv " "Info: Found design unit 1: SRG_group-bhv" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRG_group " "Info: Found entity 1: SRG_group" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../时钟发生器SM/SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../时钟发生器SM/SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-bhv " "Info: Found design unit 1: SM-bhv" {  } { { "../时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "../时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../控制器/controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../控制器/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Info: Found design unit 1: controller-bhv" {  } { { "../控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Zf寄存器/Zf_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Zf寄存器/Zf_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zf_dff-bhv " "Info: Found design unit 1: Zf_dff-bhv" {  } { { "../Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Zf_dff " "Info: Found entity 1: Zf_dff" {  } { { "../Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Zf_dff inst11 " "Warning: Port \"clk\" of type Zf_dff and instance \"inst11\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { 240 32 128 336 "inst11" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst8 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -888 160 256 -792 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst19 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -736 368 520 -352 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command_decoder command_decoder:inst20 " "Info: Elaborating entity \"command_decoder\" for hierarchy \"command_decoder:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -720 168 288 -400 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst4 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -976 608 776 -880 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst7 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -752 648 768 -624 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(14) " "Warning (10492): VHDL Process Statement warning at shift.vhd(14): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(17) " "Warning (10492): VHDL Process Statement warning at shift.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(18) " "Warning (10492): VHDL Process Statement warning at shift.vhd(18): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(20) " "Warning (10492): VHDL Process Statement warning at shift.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(21) " "Warning (10492): VHDL Process Statement warning at shift.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhv " "Info: Found design unit 1: ALU-bhv" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -584 648 768 -456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(29) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"T\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cf ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"Cf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zf ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"Zf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zf ALU.vhd(15) " "Info (10041): Inferred latch for \"Zf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cf ALU.vhd(15) " "Info (10041): Inferred latch for \"Cf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[8\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[3\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[4\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[5\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[6\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[7\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRG_group SRG_group:inst9 " "Info: Elaborating entity \"SRG_group\" for hierarchy \"SRG_group:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -432 648 784 -304 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SRG_group.vhd(15) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(15): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SRG_group.vhd(16) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(16): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SRG_group.vhd(17) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(17): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SRG_group.vhd(19) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SRG_group.vhd(20) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(20): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SRG_group.vhd(21) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(21): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S SRG_group.vhd(13) " "Warning (10631): VHDL Process Statement warning at SRG_group.vhd(13): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D SRG_group.vhd(13) " "Warning (10631): VHDL Process Statement warning at SRG_group.vhd(13): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[0\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[1\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[2\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[3\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[4\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[5\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[6\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[7\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[0\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[1\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[2\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[3\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[4\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[5\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[6\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[7\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst13 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst13 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE CPU.mif " "Info: Parameter \"LPM_FILE\" = \"CPU.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst13\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst13\|altram:sram LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c591 " "Info: Found entity 1: altsyncram_c591" {  } { { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c591 LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated " "Info: Elaborating entity \"altsyncram_c591\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_3_1 MUX_8_3_1:inst5 " "Info: Elaborating entity \"MUX_8_3_1\" for hierarchy \"MUX_8_3_1:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -784 -208 -88 -656 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -592 -200 -80 -464 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Cf_dff.vhd 2 1 " "Warning: Using design file Cf_dff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cf_dff-bhv " "Info: Found design unit 1: Cf_dff-bhv" {  } { { "Cf_dff.vhd" "" { Text "D:/文档/数电实验/CPU/Cf_dff.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Cf_dff " "Info: Found entity 1: Cf_dff" {  } { { "Cf_dff.vhd" "" { Text "D:/文档/数电实验/CPU/Cf_dff.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cf_dff Cf_dff:inst2 " "Info: Elaborating entity \"Cf_dff\" for hierarchy \"Cf_dff:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -888 952 1048 -792 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zf_dff Zf_dff:inst14 " "Info: Elaborating entity \"Zf_dff\" for hierarchy \"Zf_dff:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -784 952 1048 -688 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[0\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[0\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[1\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[1\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[2\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[2\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[3\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[3\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[4\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[4\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[5\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[5\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[6\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[6\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[7\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[7\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[0\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[0\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[7\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[7\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[6\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[6\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[5\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[5\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[4\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[4\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[3\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[3\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[2\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[2\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[1\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[1\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst\|Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 140 5 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[4\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[4\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[5\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[5\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[6\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[6\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[7\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[7\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[2\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[2\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[3\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[3\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[0\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[0\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[1\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[1\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Info: Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Info: Implemented 260 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 16:42:58 2021 " "Info: Processing ended: Sat Jan 02 16:42:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 16:42:59 2021 " "Info: Processing started: Sat Jan 02 16:42:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 60 " "Warning: No exact pin location assignment(s) for 25 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[7] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[6] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[5] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[4] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[3] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[2] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[1] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[0] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[7\] " "Info: Pin cc\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[7] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[6\] " "Info: Pin cc\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[6] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[5\] " "Info: Pin cc\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[5] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[4\] " "Info: Pin cc\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[4] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[3\] " "Info: Pin cc\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[3] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[2\] " "Info: Pin cc\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[2] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[1\] " "Info: Pin cc\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[1] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[0\] " "Info: Pin cc\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[0] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[7] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[6] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[5] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[4] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[3] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[2] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[1] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[0] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN 10 " "Info: Automatically promoted signal \"clock\" to use Global clock in PIN 10" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ALU:inst\|Zf~4 Global clock " "Info: Automatically promoted some destinations of signal \"ALU:inst\|Zf~4\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Cf_dff:inst2\|Cf~17 " "Info: Destination \"Cf_dff:inst2\|Cf~17\" may be non-global or may not use global clock" {  } { { "Cf_dff.vhd" "" { Text "D:/文档/数电实验/CPU/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Zf_dff:inst14\|Zf~1 " "Info: Destination \"Zf_dff:inst14\|Zf~1\" may be non-global or may not use global clock" {  } { { "../Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 5 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 10 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 0 24 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 8 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 8 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 13 4 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 7 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register IR:inst4\|output_b\[0\] memory lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 -14.004 ns " "Info: Slack time is -14.004 ns between source register \"IR:inst4\|output_b\[0\]\" and destination memory \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.194 ns + Largest register memory " "Info: + Largest register to memory requirement is 0.194 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.764 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.764 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns IR:inst4\|output_b\[0\] 2 REG Unassigned 18 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns IR:inst4\|output_b\[0\] 2 REG Unassigned 18 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.198 ns - Longest register memory " "Info: - Longest register to memory delay is 14.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[0\] 1 REG Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.590 ns) 1.494 ns SRG_group:inst9\|S\[3\]~22 2 COMB Unassigned 2 " "Info: 2: + IC(0.904 ns) + CELL(0.590 ns) = 1.494 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'SRG_group:inst9\|S\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.590 ns) 2.894 ns SRG_group:inst9\|S\[3\]~23 3 COMB Unassigned 11 " "Info: 3: + IC(0.810 ns) + CELL(0.590 ns) = 2.894 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.564 ns) 4.865 ns ALU:inst\|lpm_add_sub:Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(1.407 ns) + CELL(0.564 ns) = 4.865 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 5.136 ns ALU:inst\|lpm_add_sub:Add0~1 5 COMB Unassigned 3 " "Info: 5: + IC(0.000 ns) + CELL(0.271 ns) = 5.136 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 5.815 ns ALU:inst\|lpm_add_sub:Add0~2 6 COMB Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.679 ns) = 5.815 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.442 ns) 7.179 ns ALU:inst\|T\[5\]~64 7 COMB Unassigned 1 " "Info: 7: + IC(0.922 ns) + CELL(0.442 ns) = 7.179 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~64'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 7.833 ns ALU:inst\|T\[5\]~65 8 COMB Unassigned 1 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 7.833 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~65'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|T[5]~64 ALU:inst|T[5]~65 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.487 ns ALU:inst\|T\[5\]~66 9 COMB Unassigned 3 " "Info: 9: + IC(0.212 ns) + CELL(0.442 ns) = 8.487 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|T\[5\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|T[5]~65 ALU:inst|T[5]~66 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.442 ns) 9.834 ns shift:inst7\|W\[6\]~33 10 COMB Unassigned 1 " "Info: 10: + IC(0.905 ns) + CELL(0.442 ns) = 9.834 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shift:inst7\|W\[6\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { ALU:inst|T[5]~66 shift:inst7|W[6]~33 } "NODE_NAME" } } { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.292 ns) 11.181 ns inst17\[6\]~7 11 COMB Unassigned 2 " "Info: 11: + IC(1.055 ns) + CELL(0.292 ns) = 11.181 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst17\[6\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { shift:inst7|W[6]~33 inst17[6]~7 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 11.835 ns inst17\[6\]~8 12 COMB Unassigned 6 " "Info: 12: + IC(0.064 ns) + CELL(0.590 ns) = 11.835 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst17\[6\]~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst17[6]~7 inst17[6]~8 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.356 ns) 14.198 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 13 MEM Unassigned 1 " "Info: 13: + IC(2.007 ns) + CELL(0.356 ns) = 14.198 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 40.15 % ) " "Info: Total cell delay = 5.700 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.498 ns ( 59.85 % ) " "Info: Total interconnect delay = 8.498 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.198 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.198 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.198 ns register memory " "Info: Estimated most critical path is register to memory delay of 14.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[0\] 1 REG LAB_X22_Y4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.590 ns) 1.494 ns SRG_group:inst9\|S\[3\]~22 2 COMB LAB_X22_Y6 2 " "Info: 2: + IC(0.904 ns) + CELL(0.590 ns) = 1.494 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'SRG_group:inst9\|S\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.590 ns) 2.894 ns SRG_group:inst9\|S\[3\]~23 3 COMB LAB_X21_Y5 11 " "Info: 3: + IC(0.810 ns) + CELL(0.590 ns) = 2.894 ns; Loc. = LAB_X21_Y5; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.564 ns) 4.865 ns ALU:inst\|lpm_add_sub:Add0~5 4 COMB LAB_X23_Y6 2 " "Info: 4: + IC(1.407 ns) + CELL(0.564 ns) = 4.865 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 5.136 ns ALU:inst\|lpm_add_sub:Add0~1 5 COMB LAB_X23_Y6 3 " "Info: 5: + IC(0.000 ns) + CELL(0.271 ns) = 5.136 ns; Loc. = LAB_X23_Y6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 5.815 ns ALU:inst\|lpm_add_sub:Add0~2 6 COMB LAB_X23_Y6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.679 ns) = 5.815 ns; Loc. = LAB_X23_Y6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.442 ns) 7.179 ns ALU:inst\|T\[5\]~64 7 COMB LAB_X23_Y4 1 " "Info: 7: + IC(0.922 ns) + CELL(0.442 ns) = 7.179 ns; Loc. = LAB_X23_Y4; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~64'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 7.833 ns ALU:inst\|T\[5\]~65 8 COMB LAB_X23_Y4 1 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 7.833 ns; Loc. = LAB_X23_Y4; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~65'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|T[5]~64 ALU:inst|T[5]~65 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.487 ns ALU:inst\|T\[5\]~66 9 COMB LAB_X23_Y4 3 " "Info: 9: + IC(0.212 ns) + CELL(0.442 ns) = 8.487 ns; Loc. = LAB_X23_Y4; Fanout = 3; COMB Node = 'ALU:inst\|T\[5\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|T[5]~65 ALU:inst|T[5]~66 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.442 ns) 9.834 ns shift:inst7\|W\[6\]~33 10 COMB LAB_X22_Y3 1 " "Info: 10: + IC(0.905 ns) + CELL(0.442 ns) = 9.834 ns; Loc. = LAB_X22_Y3; Fanout = 1; COMB Node = 'shift:inst7\|W\[6\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { ALU:inst|T[5]~66 shift:inst7|W[6]~33 } "NODE_NAME" } } { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.292 ns) 11.181 ns inst17\[6\]~7 11 COMB LAB_X22_Y4 2 " "Info: 11: + IC(1.055 ns) + CELL(0.292 ns) = 11.181 ns; Loc. = LAB_X22_Y4; Fanout = 2; COMB Node = 'inst17\[6\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { shift:inst7|W[6]~33 inst17[6]~7 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 11.835 ns inst17\[6\]~8 12 COMB LAB_X22_Y4 6 " "Info: 12: + IC(0.064 ns) + CELL(0.590 ns) = 11.835 ns; Loc. = LAB_X22_Y4; Fanout = 6; COMB Node = 'inst17\[6\]~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst17[6]~7 inst17[6]~8 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.356 ns) 14.198 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 13 MEM M4K_X13_Y6 1 " "Info: 13: + IC(2.007 ns) + CELL(0.356 ns) = 14.198 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 40.15 % ) " "Info: Total cell delay = 5.700 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.498 ns ( 59.85 % ) " "Info: Total interconnect delay = 8.498 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.198 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 16:43:00 2021 " "Info: Processing ended: Sat Jan 02 16:43:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 16:43:01 2021 " "Info: Processing started: Sat Jan 02 16:43:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 16:43:02 2021 " "Info: Processing ended: Sat Jan 02 16:43:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 16:43:02 2021 " "Info: Processing started: Sat Jan 02 16:43:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[8\] " "Warning: Node \"ALU:inst\|temp\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[3\] " "Warning: Node \"ALU:inst\|temp\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[1\] " "Warning: Node \"ALU:inst\|temp\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[4\] " "Warning: Node \"ALU:inst\|temp\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[2\] " "Warning: Node \"ALU:inst\|temp\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[7\] " "Warning: Node \"ALU:inst\|temp\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[5\] " "Warning: Node \"ALU:inst\|temp\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[0\] " "Warning: Node \"ALU:inst\|temp\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[6\] " "Warning: Node \"ALU:inst\|temp\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst\|Zf~4 " "Info: Detected gated clock \"ALU:inst\|Zf~4\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 10 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Zf~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Zf~3 " "Info: Detected gated clock \"ALU:inst\|Zf~3\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 10 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Zf~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "command_decoder:inst20\|Mux12~5 " "Info: Detected gated clock \"command_decoder:inst20\|Mux12~5\" as buffer" {  } { { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 22 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "command_decoder:inst20\|Mux12~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "command_decoder:inst20\|Mux12~4 " "Info: Detected gated clock \"command_decoder:inst20\|Mux12~4\" as buffer" {  } { { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 22 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "command_decoder:inst20\|Mux12~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[0\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[0\]\" as buffer" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[2\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[2\]\" as buffer" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[1\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[1\]\" as buffer" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[3\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[3\]\" as buffer" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SM:inst8\|SM " "Info: Detected ripple clock \"SM:inst8\|SM\" as buffer" {  } { { "../时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 13 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SM:inst8\|SM" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register IR:inst4\|output_b\[0\] memory lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1 30.98 MHz 32.276 ns Internal " "Info: Clock \"clock\" has Internal fmax of 30.98 MHz between source register \"IR:inst4\|output_b\[0\]\" and destination memory \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1\" (period= 32.276 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.871 ns + Longest register memory " "Info: + Longest register to memory delay is 15.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[0\] 1 REG LC_X22_Y4_N4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y4_N4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.114 ns) 2.521 ns SRG_group:inst9\|S\[3\]~22 2 COMB LC_X22_Y6_N9 2 " "Info: 2: + IC(2.407 ns) + CELL(0.114 ns) = 2.521 ns; Loc. = LC_X22_Y6_N9; Fanout = 2; COMB Node = 'SRG_group:inst9\|S\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.114 ns) 5.025 ns SRG_group:inst9\|S\[3\]~23 3 COMB LC_X21_Y5_N7 11 " "Info: 3: + IC(2.390 ns) + CELL(0.114 ns) = 5.025 ns; Loc. = LC_X21_Y5_N7; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.432 ns) 7.033 ns ALU:inst\|lpm_add_sub:Add0~5COUT1_30 4 COMB LC_X23_Y6_N3 2 " "Info: 4: + IC(1.576 ns) + CELL(0.432 ns) = 7.033 ns; Loc. = LC_X23_Y6_N3; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~5COUT1_30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5COUT1_30 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 7.641 ns ALU:inst\|lpm_add_sub:Add0~0 5 COMB LC_X23_Y6_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 7.641 ns; Loc. = LC_X23_Y6_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { ALU:inst|lpm_add_sub:Add0~5COUT1_30 ALU:inst|lpm_add_sub:Add0~0 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.292 ns) 9.271 ns ALU:inst\|T\[4\]~58 6 COMB LC_X22_Y3_N6 1 " "Info: 6: + IC(1.338 ns) + CELL(0.292 ns) = 9.271 ns; Loc. = LC_X22_Y3_N6; Fanout = 1; COMB Node = 'ALU:inst\|T\[4\]~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst|lpm_add_sub:Add0~0 ALU:inst|T[4]~58 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 9.810 ns ALU:inst\|T\[4\]~59 7 COMB LC_X22_Y3_N0 1 " "Info: 7: + IC(0.425 ns) + CELL(0.114 ns) = 9.810 ns; Loc. = LC_X22_Y3_N0; Fanout = 1; COMB Node = 'ALU:inst\|T\[4\]~59'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { ALU:inst|T[4]~58 ALU:inst|T[4]~59 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.106 ns ALU:inst\|T\[4\]~62 8 COMB LC_X22_Y3_N1 3 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 10.106 ns; Loc. = LC_X22_Y3_N1; Fanout = 3; COMB Node = 'ALU:inst\|T\[4\]~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|T[4]~59 ALU:inst|T[4]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 10.643 ns shift:inst7\|W\[5\]~31 9 COMB LC_X22_Y3_N8 1 " "Info: 9: + IC(0.423 ns) + CELL(0.114 ns) = 10.643 ns; Loc. = LC_X22_Y3_N8; Fanout = 1; COMB Node = 'shift:inst7\|W\[5\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { ALU:inst|T[4]~62 shift:inst7|W[5]~31 } "NODE_NAME" } } { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.442 ns) 12.322 ns inst17\[5\]~4 10 COMB LC_X23_Y4_N6 2 " "Info: 10: + IC(1.237 ns) + CELL(0.442 ns) = 12.322 ns; Loc. = LC_X23_Y4_N6; Fanout = 2; COMB Node = 'inst17\[5\]~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { shift:inst7|W[5]~31 inst17[5]~4 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 12.859 ns inst17\[5\]~5 11 COMB LC_X23_Y4_N8 6 " "Info: 11: + IC(0.423 ns) + CELL(0.114 ns) = 12.859 ns; Loc. = LC_X23_Y4_N8; Fanout = 6; COMB Node = 'inst17\[5\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst17[5]~4 inst17[5]~5 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.656 ns) + CELL(0.356 ns) 15.871 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1 12 MEM M4K_X13_Y6 1 " "Info: 12: + IC(2.656 ns) + CELL(0.356 ns) = 15.871 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { inst17[5]~5 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.814 ns ( 17.73 % ) " "Info: Total cell delay = 2.814 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.057 ns ( 82.27 % ) " "Info: Total interconnect delay = 13.057 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.871 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5COUT1_30 ALU:inst|lpm_add_sub:Add0~0 ALU:inst|T[4]~58 ALU:inst|T[4]~59 ALU:inst|T[4]~62 shift:inst7|W[5]~31 inst17[5]~4 inst17[5]~5 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.871 ns" { IR:inst4|output_b[0] {} SRG_group:inst9|S[3]~22 {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0~5COUT1_30 {} ALU:inst|lpm_add_sub:Add0~0 {} ALU:inst|T[4]~58 {} ALU:inst|T[4]~59 {} ALU:inst|T[4]~62 {} shift:inst7|W[5]~31 {} inst17[5]~4 {} inst17[5]~5 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 2.407ns 2.390ns 1.576ns 0.000ns 1.338ns 0.425ns 0.182ns 0.423ns 1.237ns 0.423ns 2.656ns } { 0.000ns 0.114ns 0.114ns 0.432ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.442ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.050 ns - Smallest " "Info: - Smallest clock skew is 0.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1 2 MEM M4K_X13_Y6 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.743 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns IR:inst4\|output_b\[0\] 2 REG LC_X22_Y4_N4 18 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X22_Y4_N4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.871 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5COUT1_30 ALU:inst|lpm_add_sub:Add0~0 ALU:inst|T[4]~58 ALU:inst|T[4]~59 ALU:inst|T[4]~62 shift:inst7|W[5]~31 inst17[5]~4 inst17[5]~5 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.871 ns" { IR:inst4|output_b[0] {} SRG_group:inst9|S[3]~22 {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0~5COUT1_30 {} ALU:inst|lpm_add_sub:Add0~0 {} ALU:inst|T[4]~58 {} ALU:inst|T[4]~59 {} ALU:inst|T[4]~62 {} shift:inst7|W[5]~31 {} inst17[5]~4 {} inst17[5]~5 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 2.407ns 2.390ns 1.576ns 0.000ns 1.338ns 0.425ns 0.182ns 0.423ns 1.237ns 0.423ns 2.656ns } { 0.000ns 0.114ns 0.114ns 0.432ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.442ns 0.114ns 0.356ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 200 " "Warning: Circuit may not operate. Detected 200 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRG_group:inst9\|c\[3\] ALU:inst\|temp\[3\] clock 5.753 ns " "Info: Found hold time violation between source  pin or register \"SRG_group:inst9\|c\[3\]\" and destination pin or register \"ALU:inst\|temp\[3\]\" for clock \"clock\" (Hold time is 5.753 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.048 ns + Largest " "Info: + Largest clock skew is 9.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.791 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 11.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns IR:inst4\|output_a\[3\] 2 REG LC_X22_Y4_N6 16 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X22_Y4_N6; Fanout = 16; REG Node = 'IR:inst4\|output_a\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clock IR:inst4|output_a[3] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.442 ns) 5.126 ns command_decoder:inst20\|Mux12~5 3 COMB LC_X20_Y2_N2 3 " "Info: 3: + IC(1.717 ns) + CELL(0.442 ns) = 5.126 ns; Loc. = LC_X20_Y2_N2; Fanout = 3; COMB Node = 'command_decoder:inst20\|Mux12~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { IR:inst4|output_a[3] command_decoder:inst20|Mux12~5 } "NODE_NAME" } } { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.114 ns) 6.366 ns ALU:inst\|Zf~4 4 COMB LC_X20_Y2_N4 11 " "Info: 4: + IC(1.126 ns) + CELL(0.114 ns) = 6.366 ns; Loc. = LC_X20_Y2_N4; Fanout = 11; COMB Node = 'ALU:inst\|Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { command_decoder:inst20|Mux12~5 ALU:inst|Zf~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.311 ns) + CELL(0.114 ns) 11.791 ns ALU:inst\|temp\[3\] 5 REG LC_X21_Y7_N9 1 " "Info: 5: + IC(5.311 ns) + CELL(0.114 ns) = 11.791 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; REG Node = 'ALU:inst\|temp\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { ALU:inst|Zf~4 ALU:inst|temp[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.074 ns ( 26.07 % ) " "Info: Total cell delay = 3.074 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.717 ns ( 73.93 % ) " "Info: Total interconnect delay = 8.717 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.791 ns" { clock IR:inst4|output_a[3] command_decoder:inst20|Mux12~5 ALU:inst|Zf~4 ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.791 ns" { clock {} clock~out0 {} IR:inst4|output_a[3] {} command_decoder:inst20|Mux12~5 {} ALU:inst|Zf~4 {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 0.563ns 1.717ns 1.126ns 5.311ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.743 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns SRG_group:inst9\|c\[3\] 2 REG LC_X21_Y5_N7 4 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y5_N7; Fanout = 4; REG Node = 'SRG_group:inst9\|c\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock SRG_group:inst9|c[3] } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock SRG_group:inst9|c[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} SRG_group:inst9|c[3] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.791 ns" { clock IR:inst4|output_a[3] command_decoder:inst20|Mux12~5 ALU:inst|Zf~4 ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.791 ns" { clock {} clock~out0 {} IR:inst4|output_a[3] {} command_decoder:inst20|Mux12~5 {} ALU:inst|Zf~4 {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 0.563ns 1.717ns 1.126ns 5.311ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock SRG_group:inst9|c[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} SRG_group:inst9|c[3] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.071 ns - Shortest register register " "Info: - Shortest register to register delay is 3.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRG_group:inst9\|c\[3\] 1 REG LC_X21_Y5_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y5_N7; Fanout = 4; REG Node = 'SRG_group:inst9\|c\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_group:inst9|c[3] } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns SRG_group:inst9\|S\[3\]~23 2 COMB LC_X21_Y5_N7 11 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X21_Y5_N7; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { SRG_group:inst9|c[3] SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.590 ns) 2.232 ns ALU:inst\|lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\] 3 COMB LC_X21_Y7_N3 1 " "Info: 3: + IC(1.264 ns) + CELL(0.590 ns) = 2.232 ns; Loc. = LC_X21_Y7_N3; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.442 ns) 3.071 ns ALU:inst\|temp\[3\] 4 REG LC_X21_Y7_N9 1 " "Info: 4: + IC(0.397 ns) + CELL(0.442 ns) = 3.071 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; REG Node = 'ALU:inst\|temp\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] ALU:inst|temp[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 45.91 % ) " "Info: Total cell delay = 1.410 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 54.09 % ) " "Info: Total interconnect delay = 1.661 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { SRG_group:inst9|c[3] SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { SRG_group:inst9|c[3] {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 1.264ns 0.397ns } { 0.000ns 0.378ns 0.590ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.791 ns" { clock IR:inst4|output_a[3] command_decoder:inst20|Mux12~5 ALU:inst|Zf~4 ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.791 ns" { clock {} clock~out0 {} IR:inst4|output_a[3] {} command_decoder:inst20|Mux12~5 {} ALU:inst|Zf~4 {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 0.563ns 1.717ns 1.126ns 5.311ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock SRG_group:inst9|c[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} SRG_group:inst9|c[3] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { SRG_group:inst9|c[3] SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { SRG_group:inst9|c[3] {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 1.264ns 0.397ns } { 0.000ns 0.378ns 0.590ns 0.442ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5 IN\[1\] clock 11.790 ns memory " "Info: tsu for memory \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5\" (data pin = \"IN\[1\]\", clock pin = \"clock\") is 11.790 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.490 ns + Longest pin memory " "Info: + Longest pin to memory delay is 14.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[1\] 1 PIN PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_56; Fanout = 1; PIN Node = 'IN\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.176 ns) + CELL(0.590 ns) 8.235 ns inst17\[1\]~15 2 COMB LC_X22_Y7_N7 1 " "Info: 2: + IC(6.176 ns) + CELL(0.590 ns) = 8.235 ns; Loc. = LC_X22_Y7_N7; Fanout = 1; COMB Node = 'inst17\[1\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { IN[1] inst17[1]~15 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.114 ns) 9.917 ns inst17\[1\]~16 3 COMB LC_X24_Y6_N6 2 " "Info: 3: + IC(1.568 ns) + CELL(0.114 ns) = 9.917 ns; Loc. = LC_X24_Y6_N6; Fanout = 2; COMB Node = 'inst17\[1\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { inst17[1]~15 inst17[1]~16 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.114 ns) 11.152 ns inst17\[1\]~17 4 COMB LC_X22_Y6_N7 6 " "Info: 4: + IC(1.121 ns) + CELL(0.114 ns) = 11.152 ns; Loc. = LC_X22_Y6_N7; Fanout = 6; COMB Node = 'inst17\[1\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { inst17[1]~16 inst17[1]~17 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.982 ns) + CELL(0.356 ns) 14.490 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5 5 MEM M4K_X13_Y6 1 " "Info: 5: + IC(2.982 ns) + CELL(0.356 ns) = 14.490 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { inst17[1]~17 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 18.24 % ) " "Info: Total cell delay = 2.643 ns ( 18.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.847 ns ( 81.76 % ) " "Info: Total interconnect delay = 11.847 ns ( 81.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.490 ns" { IN[1] inst17[1]~15 inst17[1]~16 inst17[1]~17 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.490 ns" { IN[1] {} IN[1]~out0 {} inst17[1]~15 {} inst17[1]~16 {} inst17[1]~17 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 {} } { 0.000ns 0.000ns 6.176ns 1.568ns 1.121ns 2.982ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.793 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5 2 MEM M4K_X13_Y6 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.490 ns" { IN[1] inst17[1]~15 inst17[1]~16 inst17[1]~17 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.490 ns" { IN[1] {} IN[1]~out0 {} inst17[1]~15 {} inst17[1]~16 {} inst17[1]~17 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 {} } { 0.000ns 0.000ns 6.176ns 1.568ns 1.121ns 2.982ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.356ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock LED\[6\] IR:inst4\|output_b\[0\] 21.190 ns register " "Info: tco from clock \"clock\" to destination pin \"LED\[6\]\" through register \"IR:inst4\|output_b\[0\]\" is 21.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns IR:inst4\|output_b\[0\] 2 REG LC_X22_Y4_N4 18 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X22_Y4_N4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.223 ns + Longest register pin " "Info: + Longest register to pin delay is 18.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[0\] 1 REG LC_X22_Y4_N4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y4_N4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.114 ns) 2.521 ns SRG_group:inst9\|S\[3\]~22 2 COMB LC_X22_Y6_N9 2 " "Info: 2: + IC(2.407 ns) + CELL(0.114 ns) = 2.521 ns; Loc. = LC_X22_Y6_N9; Fanout = 2; COMB Node = 'SRG_group:inst9\|S\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.114 ns) 5.025 ns SRG_group:inst9\|S\[3\]~23 3 COMB LC_X21_Y5_N7 11 " "Info: 3: + IC(2.390 ns) + CELL(0.114 ns) = 5.025 ns; Loc. = LC_X21_Y5_N7; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.423 ns) 7.024 ns ALU:inst\|lpm_add_sub:Add0~5 4 COMB LC_X23_Y6_N3 2 " "Info: 4: + IC(1.576 ns) + CELL(0.423 ns) = 7.024 ns; Loc. = LC_X23_Y6_N3; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 7.202 ns ALU:inst\|lpm_add_sub:Add0~1 5 COMB LC_X23_Y6_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 7.202 ns; Loc. = LC_X23_Y6_N4; Fanout = 3; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 7.823 ns ALU:inst\|lpm_add_sub:Add0~2 6 COMB LC_X23_Y6_N5 1 " "Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 7.823 ns; Loc. = LC_X23_Y6_N5; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.114 ns) 9.186 ns ALU:inst\|T\[5\]~64 7 COMB LC_X23_Y4_N1 1 " "Info: 7: + IC(1.249 ns) + CELL(0.114 ns) = 9.186 ns; Loc. = LC_X23_Y4_N1; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~64'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.482 ns ALU:inst\|T\[5\]~65 8 COMB LC_X23_Y4_N2 1 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 9.482 ns; Loc. = LC_X23_Y4_N2; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~65'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|T[5]~64 ALU:inst|T[5]~65 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.778 ns ALU:inst\|T\[5\]~66 9 COMB LC_X23_Y4_N3 3 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 9.778 ns; Loc. = LC_X23_Y4_N3; Fanout = 3; COMB Node = 'ALU:inst\|T\[5\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|T[5]~65 ALU:inst|T[5]~66 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.114 ns) 11.144 ns shift:inst7\|W\[6\]~33 10 COMB LC_X22_Y3_N9 1 " "Info: 10: + IC(1.252 ns) + CELL(0.114 ns) = 11.144 ns; Loc. = LC_X22_Y3_N9; Fanout = 1; COMB Node = 'shift:inst7\|W\[6\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { ALU:inst|T[5]~66 shift:inst7|W[6]~33 } "NODE_NAME" } } { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.114 ns) 12.510 ns inst17\[6\]~7 11 COMB LC_X22_Y4_N8 2 " "Info: 11: + IC(1.252 ns) + CELL(0.114 ns) = 12.510 ns; Loc. = LC_X22_Y4_N8; Fanout = 2; COMB Node = 'inst17\[6\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { shift:inst7|W[6]~33 inst17[6]~7 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.589 ns) + CELL(2.124 ns) 18.223 ns LED\[6\] 12 PIN PIN_23 0 " "Info: 12: + IC(3.589 ns) + CELL(2.124 ns) = 18.223 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'LED\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.713 ns" { inst17[6]~7 LED[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.144 ns ( 22.74 % ) " "Info: Total cell delay = 4.144 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.079 ns ( 77.26 % ) " "Info: Total interconnect delay = 14.079 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.223 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 LED[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.223 ns" { IR:inst4|output_b[0] {} SRG_group:inst9|S[3]~22 {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0~5 {} ALU:inst|lpm_add_sub:Add0~1 {} ALU:inst|lpm_add_sub:Add0~2 {} ALU:inst|T[5]~64 {} ALU:inst|T[5]~65 {} ALU:inst|T[5]~66 {} shift:inst7|W[6]~33 {} inst17[6]~7 {} LED[6] {} } { 0.000ns 2.407ns 2.390ns 1.576ns 0.000ns 0.000ns 1.249ns 0.182ns 0.182ns 1.252ns 1.252ns 3.589ns } { 0.000ns 0.114ns 0.114ns 0.423ns 0.178ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.223 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 LED[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.223 ns" { IR:inst4|output_b[0] {} SRG_group:inst9|S[3]~22 {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0~5 {} ALU:inst|lpm_add_sub:Add0~1 {} ALU:inst|lpm_add_sub:Add0~2 {} ALU:inst|T[5]~64 {} ALU:inst|T[5]~65 {} ALU:inst|T[5]~66 {} shift:inst7|W[6]~33 {} inst17[6]~7 {} LED[6] {} } { 0.000ns 2.407ns 2.390ns 1.576ns 0.000ns 0.000ns 1.249ns 0.182ns 0.182ns 1.252ns 1.252ns 3.589ns } { 0.000ns 0.114ns 0.114ns 0.423ns 0.178ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[6\] LED\[6\] 15.036 ns Longest " "Info: Longest tpd from source pin \"IN\[6\]\" to destination pin \"LED\[6\]\" is 15.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[6\] 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'IN\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.732 ns) + CELL(0.442 ns) 7.643 ns inst17\[6\]~6 2 COMB LC_X22_Y7_N9 1 " "Info: 2: + IC(5.732 ns) + CELL(0.442 ns) = 7.643 ns; Loc. = LC_X22_Y7_N9; Fanout = 1; COMB Node = 'inst17\[6\]~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { IN[6] inst17[6]~6 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.442 ns) 9.323 ns inst17\[6\]~7 3 COMB LC_X22_Y4_N8 2 " "Info: 3: + IC(1.238 ns) + CELL(0.442 ns) = 9.323 ns; Loc. = LC_X22_Y4_N8; Fanout = 2; COMB Node = 'inst17\[6\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { inst17[6]~6 inst17[6]~7 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.589 ns) + CELL(2.124 ns) 15.036 ns LED\[6\] 4 PIN PIN_23 0 " "Info: 4: + IC(3.589 ns) + CELL(2.124 ns) = 15.036 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'LED\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.713 ns" { inst17[6]~7 LED[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.477 ns ( 29.78 % ) " "Info: Total cell delay = 4.477 ns ( 29.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.559 ns ( 70.22 % ) " "Info: Total interconnect delay = 10.559 ns ( 70.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.036 ns" { IN[6] inst17[6]~6 inst17[6]~7 LED[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.036 ns" { IN[6] {} IN[6]~out0 {} inst17[6]~6 {} inst17[6]~7 {} LED[6] {} } { 0.000ns 0.000ns 5.732ns 1.238ns 3.589ns } { 0.000ns 1.469ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRG_group:inst9\|b\[4\] IN\[4\] clock -6.720 ns register " "Info: th for register \"SRG_group:inst9\|b\[4\]\" (data pin = \"IN\[4\]\", clock pin = \"clock\") is -6.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns SRG_group:inst9\|b\[4\] 2 REG LC_X22_Y6_N6 3 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X22_Y6_N6; Fanout = 3; REG Node = 'SRG_group:inst9\|b\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clock SRG_group:inst9|b[4] } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clock SRG_group:inst9|b[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clock {} clock~out0 {} SRG_group:inst9|b[4] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.517 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[4\] 1 PIN PIN_68 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_68; Fanout = 1; PIN Node = 'IN\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.744 ns) + CELL(0.590 ns) 7.803 ns inst17\[4\]~0 2 COMB LC_X22_Y6_N4 1 " "Info: 2: + IC(5.744 ns) + CELL(0.590 ns) = 7.803 ns; Loc. = LC_X22_Y6_N4; Fanout = 1; COMB Node = 'inst17\[4\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { IN[4] inst17[4]~0 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 8.657 ns inst17\[4\]~1 3 COMB LC_X22_Y6_N1 2 " "Info: 3: + IC(0.412 ns) + CELL(0.442 ns) = 8.657 ns; Loc. = LC_X22_Y6_N1; Fanout = 2; COMB Node = 'inst17\[4\]~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { inst17[4]~0 inst17[4]~1 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.953 ns inst17\[4\]~2 4 COMB LC_X22_Y6_N2 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 8.953 ns; Loc. = LC_X22_Y6_N2; Fanout = 6; COMB Node = 'inst17\[4\]~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst17[4]~1 inst17[4]~2 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.115 ns) 9.517 ns SRG_group:inst9\|b\[4\] 5 REG LC_X22_Y6_N6 3 " "Info: 5: + IC(0.449 ns) + CELL(0.115 ns) = 9.517 ns; Loc. = LC_X22_Y6_N6; Fanout = 3; REG Node = 'SRG_group:inst9\|b\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { inst17[4]~2 SRG_group:inst9|b[4] } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.730 ns ( 28.69 % ) " "Info: Total cell delay = 2.730 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.787 ns ( 71.31 % ) " "Info: Total interconnect delay = 6.787 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.517 ns" { IN[4] inst17[4]~0 inst17[4]~1 inst17[4]~2 SRG_group:inst9|b[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.517 ns" { IN[4] {} IN[4]~out0 {} inst17[4]~0 {} inst17[4]~1 {} inst17[4]~2 {} SRG_group:inst9|b[4] {} } { 0.000ns 0.000ns 5.744ns 0.412ns 0.182ns 0.449ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clock SRG_group:inst9|b[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clock {} clock~out0 {} SRG_group:inst9|b[4] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.517 ns" { IN[4] inst17[4]~0 inst17[4]~1 inst17[4]~2 SRG_group:inst9|b[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.517 ns" { IN[4] {} IN[4]~out0 {} inst17[4]~0 {} inst17[4]~1 {} inst17[4]~2 {} SRG_group:inst9|b[4] {} } { 0.000ns 0.000ns 5.744ns 0.412ns 0.182ns 0.449ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 16:43:03 2021 " "Info: Processing ended: Sat Jan 02 16:43:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Info: Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
