#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000218c7d29f20 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_00000218c7d2a0b0 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_00000218c7d2a0e8 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_00000218c7d2a120 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_00000218c7d2a158 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v00000218c7d9e3a0_0 .var "fi_alu_pc_value", 31 0;
v00000218c7d9dcc0_0 .var "fi_change_pc", 0 0;
v00000218c7d9dfe0_0 .var "fi_clk", 0 0;
v00000218c7d9cc80_0 .var "fi_i_ce", 0 0;
v00000218c7d9c820_0 .var "fi_i_flush", 0 0;
v00000218c7d9d5e0_0 .var "fi_i_stall", 0 0;
v00000218c7d9e120_0 .net "fi_o_addr_instr", 31 0, v00000218c7d9c2b0_0;  1 drivers
v00000218c7d9ca00_0 .net "fi_o_ce", 0 0, v00000218c7d9b590_0;  1 drivers
v00000218c7d9c500_0 .net "fi_o_flush", 0 0, v00000218c7d9b810_0;  1 drivers
v00000218c7d9e260_0 .net "fi_o_instr_fetch", 31 0, v00000218c7d9be50_0;  1 drivers
v00000218c7d9d180_0 .net "fi_o_stall", 0 0, v00000218c7d9bf90_0;  1 drivers
v00000218c7d9c8c0_0 .net "fi_pc", 31 0, v00000218c7d9b8b0_0;  1 drivers
v00000218c7d9c5a0_0 .var "fi_rst", 0 0;
v00000218c7d9d680_0 .var/i "i", 31 0;
S_00000218c7d2a1a0 .scope task, "display" "display" 2 63, 2 63 0, S_00000218c7d29f20;
 .timescale 0 0;
v00000218c7d0d870_0 .var/i "counter", 31 0;
E_00000218c7d13780 .event posedge, v00000218c7ce30c0_0;
TD_tb.display ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218c7d9cc80_0, 0, 1;
    %wait E_00000218c7d13780;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218c7d9d680_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000218c7d9d680_0;
    %load/vec4 v00000218c7d0d870_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_00000218c7d13780;
    %vpi_call 2 69 "$display", $time, " ", "addr = %d, instruction = %h, syn = %b, ack = %b, fi_o_last = %b", v00000218c7d9d680_0, v00000218c7d9e260_0, v00000218c7d9de00_0, v00000218c7d9dae0_0, v00000218c7d9df40_0 {0 0 0};
    %load/vec4 v00000218c7d9d680_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218c7d9d680_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000218c7d300c0 .scope module, "fi" "fetch_i" 2 25, 3 6 0, S_00000218c7d29f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_00000218c7d30250 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_00000218c7d30288 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_00000218c7d302c0 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_00000218c7d302f8 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v00000218c7d9d400_0 .net "fi_alu_pc_value", 31 0, v00000218c7d9e3a0_0;  1 drivers
v00000218c7d9d2c0_0 .net "fi_change_pc", 0 0, v00000218c7d9dcc0_0;  1 drivers
v00000218c7d9d220_0 .net "fi_clk", 0 0, v00000218c7d9dfe0_0;  1 drivers
v00000218c7d9da40_0 .net "fi_i_ce", 0 0, v00000218c7d9cc80_0;  1 drivers
v00000218c7d9d720_0 .net "fi_i_flush", 0 0, v00000218c7d9c820_0;  1 drivers
v00000218c7d9d540_0 .net "fi_i_stall", 0 0, v00000218c7d9d5e0_0;  1 drivers
v00000218c7d9de00_0 .net "fi_i_syn", 0 0, v00000218c7d9c170_0;  1 drivers
v00000218c7d9dae0_0 .net "fi_o_ack", 0 0, v00000218c7d9cbe0_0;  1 drivers
v00000218c7d9dea0_0 .net "fi_o_addr_instr", 31 0, v00000218c7d9c2b0_0;  alias, 1 drivers
v00000218c7d9cdc0_0 .net "fi_o_ce", 0 0, v00000218c7d9b590_0;  alias, 1 drivers
v00000218c7d9d9a0_0 .net "fi_o_flush", 0 0, v00000218c7d9b810_0;  alias, 1 drivers
v00000218c7d9db80_0 .net "fi_o_instr_fetch", 31 0, v00000218c7d9be50_0;  alias, 1 drivers
v00000218c7d9e080_0 .net "fi_o_instr_mem", 31 0, v00000218c7d9caa0_0;  1 drivers
v00000218c7d9df40_0 .net "fi_o_last", 0 0, v00000218c7d9ce60_0;  1 drivers
v00000218c7d9cd20_0 .net "fi_o_stall", 0 0, v00000218c7d9bf90_0;  alias, 1 drivers
v00000218c7d9cfa0_0 .net "fi_pc", 31 0, v00000218c7d9b8b0_0;  alias, 1 drivers
v00000218c7d9dc20_0 .net "fi_rst", 0 0, v00000218c7d9c5a0_0;  1 drivers
S_00000218c7d30340 .scope module, "f" "instruction_fetch" 3 50, 4 156 0, S_00000218c7d300c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
    .port_info 16 /INPUT 1 "f_i_last";
P_00000218c7ce3330 .param/l "AWIDTH_INSTR" 0 4 158, +C4<00000000000000000000000000100000>;
P_00000218c7ce3368 .param/l "IWIDTH" 0 4 157, +C4<00000000000000000000000000100000>;
P_00000218c7ce33a0 .param/l "PC_WIDTH" 0 4 159, +C4<00000000000000000000000000100000>;
L_00000218c7d3eb40 .functor OR 1, v00000218c7d9bf90_0, v00000218c7d9d5e0_0, C4<0>, C4<0>;
L_00000218c7d3ec90 .functor AND 1, v00000218c7d9c030_0, L_00000218c7d9c640, C4<1>, C4<1>;
L_00000218c7d3e590 .functor OR 1, L_00000218c7d3eb40, L_00000218c7d3ec90, C4<0>, C4<0>;
v00000218c7d0d730_0 .net *"_ivl_1", 0 0, L_00000218c7d3eb40;  1 drivers
v00000218c7ce34a0_0 .net *"_ivl_3", 0 0, L_00000218c7d9c640;  1 drivers
v00000218c7ce2da0_0 .net *"_ivl_5", 0 0, L_00000218c7d3ec90;  1 drivers
v00000218c7ce2e40_0 .var "ce", 0 0;
v00000218c7ce2ee0_0 .var "ce_d", 0 0;
v00000218c7ce2f80_0 .net "f_alu_pc_value", 31 0, v00000218c7d9e3a0_0;  alias, 1 drivers
v00000218c7ce3020_0 .net "f_change_pc", 0 0, v00000218c7d9dcc0_0;  alias, 1 drivers
v00000218c7ce30c0_0 .net "f_clk", 0 0, v00000218c7d9dfe0_0;  alias, 1 drivers
v00000218c7ce3160_0 .net "f_i_ack", 0 0, v00000218c7d9cbe0_0;  alias, 1 drivers
v00000218c7d9b950_0 .net "f_i_ce", 0 0, v00000218c7d9cc80_0;  alias, 1 drivers
v00000218c7d9c210_0 .net "f_i_flush", 0 0, v00000218c7d9c820_0;  alias, 1 drivers
v00000218c7d9b6d0_0 .net "f_i_instr", 31 0, v00000218c7d9caa0_0;  alias, 1 drivers
v00000218c7d9bd10_0 .net "f_i_last", 0 0, v00000218c7d9ce60_0;  alias, 1 drivers
v00000218c7d9b770_0 .net "f_i_stall", 0 0, v00000218c7d9d5e0_0;  alias, 1 drivers
v00000218c7d9c2b0_0 .var "f_o_addr_instr", 31 0;
v00000218c7d9b590_0 .var "f_o_ce", 0 0;
v00000218c7d9b810_0 .var "f_o_flush", 0 0;
v00000218c7d9be50_0 .var "f_o_instr", 31 0;
v00000218c7d9bf90_0 .var "f_o_stall", 0 0;
v00000218c7d9c170_0 .var "f_o_syn", 0 0;
v00000218c7d9c030_0 .var "f_o_syn_r", 0 0;
v00000218c7d9b8b0_0 .var "f_pc", 31 0;
v00000218c7d9b9f0_0 .net "f_rst", 0 0, v00000218c7d9c5a0_0;  alias, 1 drivers
v00000218c7d9c0d0_0 .var "init_done", 0 0;
v00000218c7d9bc70_0 .var "issued_pc", 31 0;
v00000218c7d9ba90_0 .var "req", 0 0;
v00000218c7d9bef0_0 .net "stall", 0 0, L_00000218c7d3e590;  1 drivers
v00000218c7d9c3f0_0 .var "temp_ack", 0 0;
v00000218c7d9b630_0 .var "temp_f_o_addr_instr", 31 0;
v00000218c7d9bdb0_0 .var "temp_f_o_flush", 0 0;
v00000218c7d9bb30_0 .var "temp_f_o_syn", 0 0;
v00000218c7d9c350_0 .var "temp_issued_pc", 31 0;
v00000218c7d9bbd0_0 .var "temp_last", 0 0;
v00000218c7d9b4f0_0 .var "temp_pc", 31 0;
v00000218c7d9dd60_0 .var "temp_req", 0 0;
E_00000218c7d121c0/0 .event anyedge, v00000218c7ce3160_0, v00000218c7d9bd10_0, v00000218c7d9c170_0, v00000218c7d9c3f0_0;
E_00000218c7d121c0/1 .event anyedge, v00000218c7d9bc70_0, v00000218c7d9b6d0_0, v00000218c7d9bbd0_0, v00000218c7d9b8b0_0;
E_00000218c7d121c0/2 .event anyedge, v00000218c7ce3020_0, v00000218c7d9c210_0, v00000218c7ce2f80_0, v00000218c7ce2e40_0;
E_00000218c7d121c0 .event/or E_00000218c7d121c0/0, E_00000218c7d121c0/1, E_00000218c7d121c0/2;
E_00000218c7d12200/0 .event negedge, v00000218c7d9b9f0_0;
E_00000218c7d12200/1 .event posedge, v00000218c7ce30c0_0;
E_00000218c7d12200 .event/or E_00000218c7d12200/0, E_00000218c7d12200/1;
L_00000218c7d9c640 .reduce/nor v00000218c7d9cbe0_0;
S_00000218c7d14700 .scope module, "t" "transmit" 3 37, 5 4 0, S_00000218c7d300c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
    .port_info 5 /OUTPUT 1 "t_o_last";
P_00000218c7d143e0 .param/l "DEPTH" 0 5 6, +C4<00000000000000000000000000100100>;
P_00000218c7d14418 .param/l "DWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_00000218c7d14450 .param/l "IWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000218c7d9e1c0_0 .var/i "counter", 31 0;
v00000218c7d9c6e0 .array "mem_instr", 35 0, 31 0;
v00000218c7d9e300_0 .net "t_clk", 0 0, v00000218c7d9dfe0_0;  alias, 1 drivers
v00000218c7d9d4a0_0 .net "t_i_syn", 0 0, v00000218c7d9c170_0;  alias, 1 drivers
v00000218c7d9cbe0_0 .var "t_o_ack", 0 0;
v00000218c7d9caa0_0 .var "t_o_instr", 31 0;
v00000218c7d9ce60_0 .var "t_o_last", 0 0;
v00000218c7d9c780_0 .net "t_rst", 0 0, v00000218c7d9c5a0_0;  alias, 1 drivers
S_00000218c7d9e5d0 .scope task, "reset" "reset" 2 55, 2 55 0, S_00000218c7d29f20;
 .timescale 0 0;
v00000218c7d9cf00_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9c5a0_0, 0, 1;
    %load/vec4 v00000218c7d9cf00_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000218c7d13780;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218c7d9c5a0_0, 0, 1;
    %end;
    .scope S_00000218c7d14700;
T_2 ;
    %wait E_00000218c7d12200;
    %load/vec4 v00000218c7d9c780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218c7d9e1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218c7d9caa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9ce60_0, 0;
    %vpi_call 5 28 "$readmemh", "./source/instr.txt", v00000218c7d9c6e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000218c7d9d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v00000218c7d9e1c0_0;
    %load/vec4a v00000218c7d9c6e0, 4;
    %assign/vec4 v00000218c7d9caa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9cbe0_0, 0;
    %load/vec4 v00000218c7d9e1c0_0;
    %cmpi/e 35, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %assign/vec4 v00000218c7d9ce60_0, 0;
    %load/vec4 v00000218c7d9e1c0_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.6, 8;
    %load/vec4 v00000218c7d9e1c0_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v00000218c7d9e1c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9ce60_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000218c7d30340;
T_3 ;
    %wait E_00000218c7d12200;
    %load/vec4 v00000218c7d9b9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7ce2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9b590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9b810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9bf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218c7d9b8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218c7d9c2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9c170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9c0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9ba90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218c7d9bc70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000218c7d9b630_0;
    %assign/vec4 v00000218c7d9c2b0_0, 0;
    %load/vec4 v00000218c7d9b4f0_0;
    %assign/vec4 v00000218c7d9b8b0_0, 0;
    %load/vec4 v00000218c7d9c350_0;
    %assign/vec4 v00000218c7d9bc70_0, 0;
    %load/vec4 v00000218c7d9bdb0_0;
    %assign/vec4 v00000218c7d9b810_0, 0;
    %load/vec4 v00000218c7d9dd60_0;
    %assign/vec4 v00000218c7d9ba90_0, 0;
    %load/vec4 v00000218c7d9bb30_0;
    %assign/vec4 v00000218c7d9c170_0, 0;
    %load/vec4 v00000218c7d9c0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9c0d0_0, 0;
    %load/vec4 v00000218c7d9b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9ba90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9c170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9c030_0, 0;
    %load/vec4 v00000218c7d9b8b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000218c7d9b8b0_0, 0;
    %load/vec4 v00000218c7d9b8b0_0;
    %assign/vec4 v00000218c7d9bc70_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9c170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9c030_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000218c7d9c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9c170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9b810_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v00000218c7d9ba90_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.12, 11;
    %load/vec4 v00000218c7ce2e40_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_3.13, 11;
    %load/vec4 v00000218c7d9b950_0;
    %or;
T_3.13;
    %and;
T_3.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.11, 10;
    %load/vec4 v00000218c7d9b770_0;
    %nor/r;
    %and;
T_3.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v00000218c7d9bf90_0;
    %nor/r;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9ba90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9c170_0, 0;
    %load/vec4 v00000218c7d9b8b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000218c7d9b8b0_0, 0;
    %load/vec4 v00000218c7d9b8b0_0;
    %assign/vec4 v00000218c7d9bc70_0, 0;
T_3.8 ;
    %load/vec4 v00000218c7ce3020_0;
    %flag_set/vec4 9;
    %jmp/1 T_3.17, 9;
    %load/vec4 v00000218c7ce3160_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_3.17;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v00000218c7d9b770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.18, 9;
    %load/vec4 v00000218c7d9bf90_0;
    %or;
T_3.18;
    %nor/r;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7ce2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9b810_0, 0;
T_3.14 ;
T_3.7 ;
    %load/vec4 v00000218c7d9bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9b590_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v00000218c7ce2ee0_0;
    %assign/vec4 v00000218c7d9b590_0, 0;
T_3.20 ;
    %load/vec4 v00000218c7d9b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218c7d9bf90_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v00000218c7d9c210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218c7d9bf90_0, 0;
T_3.23 ;
T_3.22 ;
    %load/vec4 v00000218c7d9bb30_0;
    %assign/vec4 v00000218c7d9c030_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000218c7d30340;
T_4 ;
    %wait E_00000218c7d121c0;
    %load/vec4 v00000218c7ce3160_0;
    %store/vec4 v00000218c7d9c3f0_0, 0, 1;
    %load/vec4 v00000218c7d9bd10_0;
    %store/vec4 v00000218c7d9bbd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218c7d9b630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218c7d9be50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218c7d9b4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218c7d9c350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7ce2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9dd60_0, 0, 1;
    %load/vec4 v00000218c7d9c170_0;
    %store/vec4 v00000218c7d9bb30_0, 0, 1;
    %load/vec4 v00000218c7d9c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000218c7d9bc70_0;
    %store/vec4 v00000218c7d9b630_0, 0, 32;
    %load/vec4 v00000218c7d9b6d0_0;
    %store/vec4 v00000218c7d9be50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9bdb0_0, 0, 1;
    %load/vec4 v00000218c7d9bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9bb30_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218c7d9dd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218c7d9bb30_0, 0, 1;
    %load/vec4 v00000218c7d9b8b0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000218c7d9b4f0_0, 0, 32;
    %load/vec4 v00000218c7d9b8b0_0;
    %store/vec4 v00000218c7d9c350_0, 0, 32;
T_4.3 ;
    %load/vec4 v00000218c7ce3020_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.6, 8;
    %load/vec4 v00000218c7d9c210_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.6;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000218c7ce2f80_0;
    %store/vec4 v00000218c7d9b4f0_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000218c7ce2e40_0;
    %store/vec4 v00000218c7ce2ee0_0, 0, 1;
T_4.5 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000218c7d29f20;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9cc80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218c7d9d680_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_00000218c7d29f20;
T_6 ;
    %delay 5, 0;
    %load/vec4 v00000218c7d9dfe0_0;
    %inv;
    %store/vec4 v00000218c7d9dfe0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000218c7d29f20;
T_7 ;
    %vpi_call 2 51 "$dumpfile", "./waveform/fetch_stage.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000218c7d29f20 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000218c7d29f20;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218c7d9c820_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000218c7d9cf00_0, 0, 32;
    %fork TD_tb.reset, S_00000218c7d9e5d0;
    %join;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v00000218c7d0d870_0, 0, 32;
    %fork TD_tb.display, S_00000218c7d2a1a0;
    %join;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_stage.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
