// Seed: 353614031
module module_0;
  wire id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_11 = 0;
  final $display(id_1);
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wand id_6,
    input supply0 id_7,
    output logic id_8,
    input tri id_9
);
  always @(posedge 1 or posedge id_6 / id_1) id_8 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_20 = id_11;
  always #1 begin : LABEL_0
    cover (1);
  end
  assign id_19 = 1 * 1 + id_14 ? 1 == id_9 : (id_13) ? id_18 - 1 : 1;
  wor  id_21 = 1 ==? 1 ? id_3 : id_18;
  wire id_22;
  always @(posedge id_3 or posedge id_11) begin : LABEL_0
    id_16 = {id_11, 1, 1 == 1};
  end
endmodule
