// Seed: 71887229
module module_0 (
    output wor id_0
    , id_25,
    output wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wand id_4,
    output supply0 id_5,
    input uwire id_6,
    input wire id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri0 id_12,
    output uwire id_13,
    input tri id_14,
    output supply1 id_15,
    output supply1 id_16,
    output wand id_17,
    input wire id_18,
    input supply0 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input wor id_22,
    output supply0 id_23
);
  assign id_16 = id_21;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    output supply0 id_6,
    output wor id_7
);
  wire id_9;
  module_0(
      id_0,
      id_1,
      id_5,
      id_0,
      id_5,
      id_1,
      id_5,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5,
      id_5,
      id_1,
      id_3,
      id_0,
      id_7,
      id_4,
      id_5,
      id_5,
      id_4,
      id_2,
      id_2,
      id_7
  );
endmodule
