Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.srcs/sources_1/new/BCD_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_output
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.srcs/sources_1/new/Screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.srcs/sources_1/new/Music.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Music
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.srcs/sources_1/new/Chef.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chef
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.srcs/sources_1/new/Input_Coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input_Coin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.srcs/sources_1/new/VendingM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VendingM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.srcs/sim_1/new/VendingMTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VendingMTb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/realProject/realProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
