Warning (10268): Verilog HDL information at uart.v(18): always construct contains both blocking and non-blocking assignments File: E:/FPGA_FILE/MY_UART/uart.v Line: 18
