-makelib ies_lib/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/lib_pkg_v1_0_2 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_lite_ipif_v3_0_4 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/interrupt_control_v3_1_4 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_iic_v2_0_21 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/hdl/axi_iic_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/sim/PmodTMP3_axi_iic_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/src/pmod_concat.v" \
  "../../../bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/sim/PmodTMP3_pmod_bridge_0_0.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_5 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_xlconstant_0_0/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_xlconstant_0_0/sim/PmodTMP3_xlconstant_0_0.v" \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/2ce6/src/PmodTMP3.v" \
  "../../../bd/Block_design/ip/Block_design_PmodTMP3_0_0/sim/Block_design_PmodTMP3_0_0.v" \
-endlib
-makelib ies_lib/microblaze_v11_0_0 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_microblaze_0_0/sim/Block_design_microblaze_0_0.vhd" \
-endlib
-makelib ies_lib/lmb_v10_v3_0_9 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_dlmb_v10_0/sim/Block_design_dlmb_v10_0.vhd" \
  "../../../bd/Block_design/ip/Block_design_ilmb_v10_0/sim/Block_design_ilmb_v10_0.vhd" \
-endlib
-makelib ies_lib/lmb_bram_if_cntlr_v4_0_15 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_dlmb_bram_if_cntlr_0/sim/Block_design_dlmb_bram_if_cntlr_0.vhd" \
  "../../../bd/Block_design/ip/Block_design_ilmb_bram_if_cntlr_0/sim/Block_design_ilmb_bram_if_cntlr_0.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_2 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/37c2/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_lmb_bram_0/sim/Block_design_lmb_bram_0.v" \
-endlib
-makelib ies_lib/mdm_v3_2_15 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_mdm_1_0/sim/Block_design_mdm_1_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_clk_wiz_1_0/Block_design_clk_wiz_1_0_clk_wiz.v" \
  "../../../bd/Block_design/ip/Block_design_clk_wiz_1_0/Block_design_clk_wiz_1_0.v" \
-endlib
-makelib ies_lib/proc_sys_reset_v5_0_13 \
  "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/ip/Block_design_rst_clk_wiz_1_100M_0/sim/Block_design_rst_clk_wiz_1_100M_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Block_design/sim/Block_design.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

