                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            i_clock                               7.764 (128.800 MHz)  

Setup Slack Path Summary

               Data                                      Data   Data
       Setup   Path   Source    Dest.                    End    End 
Index  Slack   Delay   Clock    Clock   Data Start Pin   Pin    Edge
-----  ------  -----  -------  -------  --------------  ------  ----
  1    -3.764  6.381  i_clock  i_clock  reg_r15(0)/clk  o_edge  Rise
  2    -3.742  6.359  i_clock  i_clock  reg_r15(1)/clk  o_edge  Rise
  3    -3.684  6.301  i_clock  i_clock  reg_r15(2)/clk  o_edge  Rise
  4    -3.604  6.221  i_clock  i_clock  reg_r15(3)/clk  o_edge  Rise
  5    -3.582  6.199  i_clock  i_clock  reg_r14(3)/clk  o_edge  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
