{
	"version": "2.0.0",
	"tasks": [
		{
			"label": "Compile RISCV",
			"type": "shell",
			"options": {
				"cwd": "${workspaceFolder}/src/spinalhdl/riscv"
			},
			"command": "sbt 'runMain riscv.riscv_top'",
			"group": "build",
			"presentation": {
				"reveal": "always",
			}
		},
		{
			"label": "Compile LED",
			"type": "shell",
			"options": {
				"cwd": "${workspaceFolder}/src/spinalhdl/riscv"
			},
			"command": "sbt 'runMain led.led_top'",
			"group": "build",
			"presentation": {
				"reveal": "always",
			}
		},
		{
			"label": "Compile Keys",
			"type": "shell",
			"options": {
				"cwd": "${workspaceFolder}/src/spinalhdl/riscv"
			},
			"command": "sbt 'runMain keys.keys_top'",
			"group": "build",
			"presentation": {
				"reveal": "always",
			}
		},
		{
			"label": "Compile UART",
			"type": "shell",
			"options": {
				"cwd": "${workspaceFolder}/src/spinalhdl/riscv"
			},
			"command": "sbt 'runMain uart.uart_top'",
			"group": "build",
			"presentation": {
				"reveal": "always",
			}
		},
		{
			"label": "Compile Altera Files",
			"type": "shell",
			"options": {
				"cwd": "${workspaceFolder}"
			},
			"command": "perl ${workspaceFolder}/bin/altera_mf.pl ${workspaceFolder}/output/altera_mf C:/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v; perl ${workspaceFolder}/bin/altera_lib_lpm.pl ${workspaceFolder}/output/220model C:/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v",
			"group": "build",
			"presentation": {
				"reveal": "always",
			}
		},
		{
			"label": "Compile FPGA",
			"type": "shell",
			"group": "build",
			"options": {
				"cwd": "${workspaceFolder}/src/spinalhdl/riscv"
			},
			"presentation": {
				"reveal": "always",
			},
			"command": "sbt 'runMain fpga.fpga_top'"
			},
		{
			"label": "Compile",
			"type": "shell",
			"group": "build",
			"options": {
				"cwd": "${workspaceFolder}"
			},
			"presentation": {
				"reveal": "always",
			},
			"command": "docker run --rm -v ${workspaceFolder}:/${workspaceFolderBasename} -w /${workspaceFolderBasename} verilator/verilator:latest --cc  -Ioutput/220model -Ioutput/altera_mf -Iip/soc_system/soc_system/synthesis -Isrc/rtl/quartus/multiplier -Isrc/rtl/quartus/multiplier_signed_unsigned -Isrc/rtl/quartus/multiplier_unsigned -Isrc/rtl/quartus/divider -Isrc/rtl/quartus/divider_unsigned -Isrc/rtl/de10nano -Isrc/rtl/de10nano/ddr3 -Isrc/rtl/mem -Isrc/rtl/mmc -Isrc/rtl/mor1kx -Isrc/rtl/sdcard -Isrc/rtl/waveshare -Isrc/rtl/waveshare/ILI9486 src/rtl/wishbone/wishbone_pkg.sv output/fpga_top.v",
			"dependsOn": [
				"Compile Altera Files",
				"Compile FPGA"
			]
		},
		{
			"label": "Synthesize - Analysis",
			"type": "shell",
			"group": "build",
			"options": {
				"cwd": "${workspaceFolder}/quartus"
			},
			"presentation": {
				"reveal": "always",
			},
			"command": "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano -c DE10Nano",
			"dependsOn": []
		},
		{
			"label": "Synthesize - Fitter",
			"type": "shell",
			"group": "build",
			"options": {
				"cwd": "${workspaceFolder}/quartus"
			},
			"presentation": {
				"reveal": "always",
			},
			"command": "quartus_fit --read_settings_files=on --write_settings_files=off DE10Nano -c DE10Nano",
			"dependsOn": []
		},
		{
			"label": "Synthesize - Assembler",
			"type": "shell",
			"group": "build",
			"options": {
				"cwd": "${workspaceFolder}/quartus"
			},
			"presentation": {
				"reveal": "always",
			},
			"command": "quartus_asm --read_settings_files=on --write_settings_files=off DE10Nano -c DE10Nano",
			"dependsOn": []
		},
		{
			"label": "Synthesize",
			"type": "shell",
			"group": "build",
			"options": {
				"cwd": "${workspaceFolder}/quartus"
			},
			"presentation": {
				"reveal": "always",
			},
			"dependsOrder": "sequence",
			"dependsOn": [
				"Compile FPGA",
				"Synthesize - Analysis",
				"Synthesize - Fitter",
				"Synthesize - Assembler"
			]
		},
	]
}