#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Fri Oct 11 23:44:35 2024
# Process ID: 13984
# Current directory: E:/3310Labs/Lab4/lab4_342/lab4_342.runs/synth_1
# Command line: vivado.exe -log four_bit_adder_sub_342.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source four_bit_adder_sub_342.tcl
# Log file: E:/3310Labs/Lab4/lab4_342/lab4_342.runs/synth_1/four_bit_adder_sub_342.vds
# Journal file: E:/3310Labs/Lab4/lab4_342/lab4_342.runs/synth_1\vivado.jou
# Running On        :LAPTOP-D2QVBJO8
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26120
# Processor Detail  :AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency     :3194 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :14877 MB
# Swap memory       :18372 MB
# Total Virtual     :33250 MB
# Available Virtual :13572 MB
#-----------------------------------------------------------
source four_bit_adder_sub_342.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 515.992 ; gain = 198.016
Command: synth_design -top four_bit_adder_sub_342 -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Device 21-9227] Part: xc7a35tcpg236-3 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1367.824 ; gain = 447.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'four_bit_adder_sub_342' [E:/3310Labs/Lab4/lab4_342/lab4_342.srcs/sources_1/new/four_bit_adder_sub_342.vhd:40]
INFO: [Synth 8-3491] module 'xor_array_342' declared at 'E:/3310Labs/Lab2A_342/Lab2A_342.srcs/sources_1/new/xor_array_342.vhd:34' bound to instance 'XOR0' of component 'xor_array_342' [E:/3310Labs/Lab4/lab4_342/lab4_342.srcs/sources_1/new/four_bit_adder_sub_342.vhd:60]
INFO: [Synth 8-638] synthesizing module 'xor_array_342' [E:/3310Labs/Lab2A_342/Lab2A_342.srcs/sources_1/new/xor_array_342.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'xor_array_342' (0#1) [E:/3310Labs/Lab2A_342/Lab2A_342.srcs/sources_1/new/xor_array_342.vhd:42]
INFO: [Synth 8-3491] module 'four_bit_adder_342' declared at 'E:/3310Labs/Lab3_342/Lab3_342.srcs/sources_1/new/four_bit_adder_342.vhd:34' bound to instance 'FA0' of component 'four_bit_adder_342' [E:/3310Labs/Lab4/lab4_342/lab4_342.srcs/sources_1/new/four_bit_adder_sub_342.vhd:73]
INFO: [Synth 8-638] synthesizing module 'four_bit_adder_342' [E:/3310Labs/Lab3_342/Lab3_342.srcs/sources_1/new/four_bit_adder_342.vhd:47]
INFO: [Synth 8-3491] module 'full_adder_342' declared at 'E:/3310Labs/Lab2B_342/Lab2B_342.srcs/sources_1/new/full_adder_342.vhd:34' bound to instance 'FA0' of component 'full_adder_342' [E:/3310Labs/Lab3_342/Lab3_342.srcs/sources_1/new/four_bit_adder_342.vhd:60]
INFO: [Synth 8-638] synthesizing module 'full_adder_342' [E:/3310Labs/Lab2B_342/Lab2B_342.srcs/sources_1/new/full_adder_342.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder_342' (0#1) [E:/3310Labs/Lab2B_342/Lab2B_342.srcs/sources_1/new/full_adder_342.vhd:40]
INFO: [Synth 8-3491] module 'full_adder_342' declared at 'E:/3310Labs/Lab2B_342/Lab2B_342.srcs/sources_1/new/full_adder_342.vhd:34' bound to instance 'FA1' of component 'full_adder_342' [E:/3310Labs/Lab3_342/Lab3_342.srcs/sources_1/new/four_bit_adder_342.vhd:61]
INFO: [Synth 8-3491] module 'full_adder_342' declared at 'E:/3310Labs/Lab2B_342/Lab2B_342.srcs/sources_1/new/full_adder_342.vhd:34' bound to instance 'FA2' of component 'full_adder_342' [E:/3310Labs/Lab3_342/Lab3_342.srcs/sources_1/new/four_bit_adder_342.vhd:62]
INFO: [Synth 8-3491] module 'full_adder_342' declared at 'E:/3310Labs/Lab2B_342/Lab2B_342.srcs/sources_1/new/full_adder_342.vhd:34' bound to instance 'FA3' of component 'full_adder_342' [E:/3310Labs/Lab3_342/Lab3_342.srcs/sources_1/new/four_bit_adder_342.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'four_bit_adder_342' (0#1) [E:/3310Labs/Lab3_342/Lab3_342.srcs/sources_1/new/four_bit_adder_342.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'four_bit_adder_sub_342' (0#1) [E:/3310Labs/Lab4/lab4_342/lab4_342.srcs/sources_1/new/four_bit_adder_sub_342.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.809 ; gain = 555.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.809 ; gain = 555.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.809 ; gain = 555.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1475.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/3310Labs/Lab4/lab4_342/lab4_342.srcs/constrs_1/new/four_bit_adder_sub_342.xdc]
Finished Parsing XDC File [E:/3310Labs/Lab4/lab4_342/lab4_342.srcs/constrs_1/new/four_bit_adder_sub_342.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/3310Labs/Lab4/lab4_342/lab4_342.srcs/constrs_1/new/four_bit_adder_sub_342.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/four_bit_adder_sub_342_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/four_bit_adder_sub_342_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     1|
|3     |LUT5 |     2|
|4     |LUT6 |     2|
|5     |IBUF |     9|
|6     |OBUF |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.070 ; gain = 646.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1567.070 ; gain = 555.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.070 ; gain = 646.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 438d7739
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1567.070 ; gain = 1051.078
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/3310Labs/Lab4/lab4_342/lab4_342.runs/synth_1/four_bit_adder_sub_342.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file four_bit_adder_sub_342_utilization_synth.rpt -pb four_bit_adder_sub_342_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 23:45:12 2024...
