<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='191' u='r' c='_ZN33AMDGPUPostLegalizerCombinerHelper17applyUCharToFloatERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='194' u='r' c='_ZN33AMDGPUPostLegalizerCombinerHelper17applyUCharToFloatERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='213' u='r' c='_ZN33AMDGPUPostLegalizerCombinerHelper17matchCvtF32UByteNERN4llvm12MachineInstrERNS_20CvtF32UByteMatchInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='233' u='r' c='_ZN33AMDGPUPostLegalizerCombinerHelper17applyCvtF32UByteNERN4llvm12MachineInstrERKNS_20CvtF32UByteMatchInfoE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc' l='564' c='_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3620' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
