

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Fri Dec 22 01:03:22 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4054570|  4054570|  48.801 ms|  48.801 ms|  4054571|  4054571|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_197_1                 |      581|      581|         7|          1|          1|   576|       yes|
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2  |      587|      587|        13|          1|          1|   576|       yes|
        |- VITIS_LOOP_22_1                  |       64|       64|         1|          1|          1|    64|       yes|
        |- VITIS_LOOP_157_1                 |     9216|     9216|       144|          -|          -|    64|        no|
        | + VITIS_LOOP_159_2                |      140|      140|        17|          4|          1|    32|       yes|
        |- VITIS_LOOP_22_1                  |       32|       32|         1|          1|          1|    32|       yes|
        |- VITIS_LOOP_157_1                 |     8704|     8704|       272|          -|          -|    32|        no|
        | + VITIS_LOOP_159_2                |      268|      268|        17|          4|          1|    64|       yes|
        |- VITIS_LOOP_22_1                  |       16|       16|         1|          1|          1|    16|       yes|
        |- VITIS_LOOP_157_1                 |     2304|     2304|       144|          -|          -|    16|        no|
        | + VITIS_LOOP_159_2                |      140|      140|        17|          4|          1|    32|       yes|
        |- VITIS_LOOP_22_1                  |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_178_1                 |      346|      346|        90|         84|          1|     4|       yes|
        |- VITIS_LOOP_302_2                 |        4|        4|         2|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7
  * Pipeline-1: initiation interval (II) = 1, depth = 13
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 4, depth = 17
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 4, depth = 17
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 4, depth = 17
  * Pipeline-8: initiation interval (II) = 1, depth = 1
  * Pipeline-9: initiation interval (II) = 84, depth = 90
  * Pipeline-10: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 206
* Pipeline : 11
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
  Pipeline-1 : II = 1, D = 13, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-2 : II = 1, D = 1, States = { 37 }
  Pipeline-3 : II = 4, D = 17, States = { 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-4 : II = 1, D = 1, States = { 59 }
  Pipeline-5 : II = 4, D = 17, States = { 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
  Pipeline-6 : II = 1, D = 1, States = { 81 }
  Pipeline-7 : II = 4, D = 17, States = { 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 }
  Pipeline-8 : II = 1, D = 1, States = { 103 }
  Pipeline-9 : II = 84, D = 90, States = { 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 }
  Pipeline-10 : II = 1, D = 2, States = { 204 205 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 23 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 10 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 37 
38 --> 39 
39 --> 40 59 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 58 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 41 
58 --> 39 
59 --> 60 59 
60 --> 61 
61 --> 62 81 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 80 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 63 
80 --> 61 
81 --> 82 81 
82 --> 83 
83 --> 84 103 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 102 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 85 
102 --> 83 
103 --> 104 103 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 203 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 113 
203 --> 204 
204 --> 206 205 
205 --> 204 
206 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 207 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%image_input = alloca i64 1" [../src/hls/cnn.cpp:195]   --->   Operation 212 'alloca' 'image_input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%layer_2_output = alloca i64 1" [../src/hls/cnn.cpp:208]   --->   Operation 213 'alloca' 'layer_2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%layer_3_output = alloca i64 1" [../src/hls/cnn.cpp:219]   --->   Operation 214 'alloca' 'layer_3_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%layer_4_output = alloca i64 1" [../src/hls/cnn.cpp:227]   --->   Operation 215 'alloca' 'layer_4_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%layer_5_output = alloca i64 1" [../src/hls/cnn.cpp:237]   --->   Operation 216 'alloca' 'layer_5_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%layer_6_output = alloca i64 1" [../src/hls/cnn.cpp:244]   --->   Operation 217 'alloca' 'layer_6_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%layer_7_output = alloca i64 1" [../src/hls/cnn.cpp:254]   --->   Operation 218 'alloca' 'layer_7_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%layer_9_output = alloca i64 1" [../src/hls/cnn.cpp:265]   --->   Operation 219 'alloca' 'layer_9_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%layer_10_output = alloca i64 1" [../src/hls/cnn.cpp:274]   --->   Operation 220 'alloca' 'layer_10_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%layer_11_output = alloca i64 1" [../src/hls/cnn.cpp:284]   --->   Operation 221 'alloca' 'layer_11_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 222 [1/1] (0.48ns)   --->   "%br_ln197 = br void" [../src/hls/cnn.cpp:197]   --->   Operation 222 'br' 'br_ln197' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.93>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%i = phi i10 %add_ln197, void %.split18, i10 0, void" [../src/hls/cnn.cpp:197]   --->   Operation 223 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.93ns)   --->   "%add_ln197 = add i10 %i, i10 1" [../src/hls/cnn.cpp:197]   --->   Operation 224 'add' 'add_ln197' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 225 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.85ns)   --->   "%icmp_ln197 = icmp_eq  i10 %i, i10 576" [../src/hls/cnn.cpp:197]   --->   Operation 226 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576"   --->   Operation 227 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %.split18, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:197]   --->   Operation 228 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 229 [1/1] (1.75ns)   --->   "%single_pixel = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %infer_input_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 229 'read' 'single_pixel' <Predicate = (!icmp_ln197)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 230 [4/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:200]   --->   Operation 230 'sitofp' 'conv' <Predicate = (!icmp_ln197)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 231 [3/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:200]   --->   Operation 231 'sitofp' 'conv' <Predicate = (!icmp_ln197)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 232 [2/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:200]   --->   Operation 232 'sitofp' 'conv' <Predicate = (!icmp_ln197)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 233 [1/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:200]   --->   Operation 233 'sitofp' 'conv' <Predicate = (!icmp_ln197)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i" [../src/hls/cnn.cpp:197]   --->   Operation 234 'zext' 'i_cast' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 235 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%image_input_addr = getelementptr i32 %image_input, i64 0, i64 %i_cast" [../src/hls/cnn.cpp:200]   --->   Operation 236 'getelementptr' 'image_input_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (1.35ns)   --->   "%store_ln200 = store i32 %conv, i10 %image_input_addr" [../src/hls/cnn.cpp:200]   --->   Operation 237 'store' 'store_ln200' <Predicate = (!icmp_ln197)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 238 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.48>
ST_9 : Operation 239 [1/1] (0.48ns)   --->   "%br_ln31 = br void %.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 239 'br' 'br_ln31' <Predicate = true> <Delay = 0.48>

State 10 <SV = 3> <Delay = 4.09>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 %add_ln31, void %.preheader, i10 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 240 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %select_ln31_2, void %.preheader, i5 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 241 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%ii = phi i5 %add_ln33, void %.preheader, i5 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:33]   --->   Operation 242 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.93ns)   --->   "%add_ln31 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:31]   --->   Operation 243 'add' 'add_ln31' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_2, i5 0" [../src/hls/cnn.cpp:31]   --->   Operation 244 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_2, i3 0" [../src/hls/cnn.cpp:31]   --->   Operation 245 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl22625_cast = zext i8 %p_shl1" [../src/hls/cnn.cpp:31]   --->   Operation 246 'zext' 'p_shl22625_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.93ns)   --->   "%empty_39 = sub i10 %p_shl, i10 %p_shl22625_cast" [../src/hls/cnn.cpp:31]   --->   Operation 247 'sub' 'empty_39' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.85ns)   --->   "%icmp_ln31 = icmp_eq  i10 %indvar_flatten, i10 576" [../src/hls/cnn.cpp:31]   --->   Operation 249 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.preheader, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:31]   --->   Operation 250 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_eq  i5 %ii, i5 24" [../src/hls/cnn.cpp:33]   --->   Operation 251 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.48ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 0, i5 %ii" [../src/hls/cnn.cpp:31]   --->   Operation 252 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.87ns)   --->   "%add_ln31_1 = add i5 %i_2, i5 1" [../src/hls/cnn.cpp:31]   --->   Operation 253 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln31_1, i5 0" [../src/hls/cnn.cpp:31]   --->   Operation 254 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%p_shl22625_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln31_1, i3 0" [../src/hls/cnn.cpp:31]   --->   Operation 255 'bitconcatenate' 'p_shl22625_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%p_shl22625_cast_mid1 = zext i8 %p_shl22625_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 256 'zext' 'p_shl22625_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.93ns)   --->   "%p_mid1 = sub i10 %p_shl_mid1, i10 %p_shl22625_cast_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 257 'sub' 'p_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i10 %p_mid1, i10 %empty_39" [../src/hls/cnn.cpp:31]   --->   Operation 258 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.48ns)   --->   "%select_ln31_2 = select i1 %icmp_ln33, i5 %add_ln31_1, i5 %i_2" [../src/hls/cnn.cpp:31]   --->   Operation 259 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%ii_cast = zext i5 %select_ln31" [../src/hls/cnn.cpp:31]   --->   Operation 260 'zext' 'ii_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.93ns) (out node of the LUT)   --->   "%empty_41 = add i10 %ii_cast, i10 %select_ln31_1" [../src/hls/cnn.cpp:31]   --->   Operation 261 'add' 'empty_41' <Predicate = (!icmp_ln31)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %empty_41" [../src/hls/cnn.cpp:37]   --->   Operation 262 'zext' 'zext_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%image_input_addr_1 = getelementptr i32 %image_input, i64 0, i64 %zext_ln37" [../src/hls/cnn.cpp:37]   --->   Operation 263 'getelementptr' 'image_input_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 264 [2/2] (1.35ns)   --->   "%image_input_load = load i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 264 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_10 : Operation 265 [1/1] (0.87ns)   --->   "%add_ln33 = add i5 %select_ln31, i5 1" [../src/hls/cnn.cpp:33]   --->   Operation 265 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 1.35>
ST_11 : Operation 266 [1/2] (1.35ns)   --->   "%image_input_load = load i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 266 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>

State 12 <SV = 5> <Delay = 6.70>
ST_12 : Operation 267 [10/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 267 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 6.70>
ST_13 : Operation 268 [9/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 268 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 6.70>
ST_14 : Operation 269 [8/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 269 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 6.70>
ST_15 : Operation 270 [7/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 270 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 6.70>
ST_16 : Operation 271 [6/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 271 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 6.70>
ST_17 : Operation 272 [5/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 272 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 6.70>
ST_18 : Operation 273 [4/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 273 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 6.70>
ST_19 : Operation 274 [3/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 274 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 6.70>
ST_20 : Operation 275 [2/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 275 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 6.70>
ST_21 : Operation 276 [1/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 276 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 1.35>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_33_2_str"   --->   Operation 277 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576"   --->   Operation 278 'speclooptripcount' 'empty_40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 279 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn.cpp:33]   --->   Operation 280 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %conv12_i, i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 281 'store' 'store_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 282 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 0.00>
ST_23 : Operation 283 [2/2] (0.00ns)   --->   "%call_ln210 = call void @set3DFloatArray.5, i32 %layer_2_output" [../src/hls/cnn.cpp:210]   --->   Operation 283 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 284 [2/2] (0.00ns)   --->   "%call_ln220 = call void @set3DFloatArray.4, i32 %layer_3_output" [../src/hls/cnn.cpp:220]   --->   Operation 284 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 285 [2/2] (0.00ns)   --->   "%call_ln229 = call void @set3DFloatArray.3, i32 %layer_4_output" [../src/hls/cnn.cpp:229]   --->   Operation 285 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 286 [2/2] (0.00ns)   --->   "%call_ln238 = call void @set3DFloatArray.2, i32 %layer_5_output" [../src/hls/cnn.cpp:238]   --->   Operation 286 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 287 [2/2] (0.00ns)   --->   "%call_ln246 = call void @set3DFloatArray.1, i32 %layer_6_output" [../src/hls/cnn.cpp:246]   --->   Operation 287 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 288 [2/2] (0.00ns)   --->   "%call_ln255 = call void @set3DFloatArray, i32 %layer_7_output" [../src/hls/cnn.cpp:255]   --->   Operation 288 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln210 = call void @set3DFloatArray.5, i32 %layer_2_output" [../src/hls/cnn.cpp:210]   --->   Operation 289 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 290 [1/2] (0.00ns)   --->   "%call_ln220 = call void @set3DFloatArray.4, i32 %layer_3_output" [../src/hls/cnn.cpp:220]   --->   Operation 290 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 291 [1/2] (0.00ns)   --->   "%call_ln229 = call void @set3DFloatArray.3, i32 %layer_4_output" [../src/hls/cnn.cpp:229]   --->   Operation 291 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 292 [1/2] (0.00ns)   --->   "%call_ln238 = call void @set3DFloatArray.2, i32 %layer_5_output" [../src/hls/cnn.cpp:238]   --->   Operation 292 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 293 [1/2] (0.00ns)   --->   "%call_ln246 = call void @set3DFloatArray.1, i32 %layer_6_output" [../src/hls/cnn.cpp:246]   --->   Operation 293 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 294 [1/2] (0.00ns)   --->   "%call_ln255 = call void @set3DFloatArray, i32 %layer_7_output" [../src/hls/cnn.cpp:255]   --->   Operation 294 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 0.00>
ST_25 : Operation 295 [2/2] (0.00ns)   --->   "%call_ln212 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:212]   --->   Operation 295 'call' 'call_ln212' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 296 [1/2] (0.00ns)   --->   "%call_ln212 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:212]   --->   Operation 296 'call' 'call_ln212' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 8> <Delay = 0.00>
ST_27 : Operation 297 [2/2] (0.00ns)   --->   "%call_ln222 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output" [../src/hls/cnn.cpp:222]   --->   Operation 297 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 9> <Delay = 0.00>
ST_28 : Operation 298 [1/2] (0.00ns)   --->   "%call_ln222 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output" [../src/hls/cnn.cpp:222]   --->   Operation 298 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 10> <Delay = 0.00>
ST_29 : Operation 299 [2/2] (0.00ns)   --->   "%call_ln231 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:231]   --->   Operation 299 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 11> <Delay = 0.00>
ST_30 : Operation 300 [1/2] (0.00ns)   --->   "%call_ln231 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:231]   --->   Operation 300 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 12> <Delay = 0.00>
ST_31 : Operation 301 [2/2] (0.00ns)   --->   "%call_ln240 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output" [../src/hls/cnn.cpp:240]   --->   Operation 301 'call' 'call_ln240' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 13> <Delay = 0.00>
ST_32 : Operation 302 [1/2] (0.00ns)   --->   "%call_ln240 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output" [../src/hls/cnn.cpp:240]   --->   Operation 302 'call' 'call_ln240' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 14> <Delay = 0.00>
ST_33 : Operation 303 [2/2] (0.00ns)   --->   "%call_ln248 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:248]   --->   Operation 303 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 15> <Delay = 0.00>
ST_34 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln248 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:248]   --->   Operation 304 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 305 [2/2] (0.00ns)   --->   "%call_ln257 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output" [../src/hls/cnn.cpp:257]   --->   Operation 305 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 0.48>
ST_36 : Operation 306 [1/2] (0.00ns)   --->   "%call_ln257 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output" [../src/hls/cnn.cpp:257]   --->   Operation 306 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 307 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 307 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 37 <SV = 18> <Delay = 2.21>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %add_ln22, void %.split12, i7 0, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:22]   --->   Operation 308 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %i_3, i7 1" [../src/hls/cnn.cpp:22]   --->   Operation 309 'add' 'add_ln22' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 310 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp_eq  i7 %i_3, i7 64" [../src/hls/cnn.cpp:22]   --->   Operation 311 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 312 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split12, void %_Z15set1DFloatArrayPKiPff.exit.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 313 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%i_4_cast = zext i7 %i_3" [../src/hls/cnn.cpp:22]   --->   Operation 314 'zext' 'i_4_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:22]   --->   Operation 315 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%layer_9_output_addr = getelementptr i32 %layer_9_output, i64 0, i64 %i_4_cast" [../src/hls/cnn.cpp:24]   --->   Operation 316 'getelementptr' 'layer_9_output_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 0, i6 %layer_9_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 317 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 318 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 38 <SV = 19> <Delay = 0.48>
ST_38 : Operation 319 [1/1] (0.48ns)   --->   "%br_ln157 = br void %_Z15set1DFloatArrayPKiPff.exit" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 319 'br' 'br_ln157' <Predicate = true> <Delay = 0.48>

State 39 <SV = 20> <Delay = 1.35>
ST_39 : Operation 320 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln157, void %._crit_edge.loopexit.i, i7 0, void %_Z15set1DFloatArrayPKiPff.exit.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 320 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 321 [1/1] (0.89ns)   --->   "%add_ln157 = add i7 %i_4, i7 1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 321 'add' 'add_ln157' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 322 [1/1] (0.86ns)   --->   "%icmp_ln157 = icmp_eq  i7 %i_4, i7 64" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 322 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 323 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 323 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %.split2.i, void %dense_relu.2.exit.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 324 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i7 %i_4" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 325 'zext' 'zext_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_39 : Operation 326 [1/1] (0.00ns)   --->   "%layer_9_output_addr_1 = getelementptr i32 %layer_9_output, i64 0, i64 %zext_ln157" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 326 'getelementptr' 'layer_9_output_addr_1' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_39 : Operation 327 [2/2] (1.35ns)   --->   "%layer_9_output_load = load i6 %layer_9_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 327 'load' 'layer_9_output_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 328 [1/1] (0.00ns)   --->   "%layer_9_bias_addr = getelementptr i32 %layer_9_bias, i64 0, i64 %zext_ln157" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268]   --->   Operation 328 'getelementptr' 'layer_9_bias_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_39 : Operation 329 [2/2] (1.35ns)   --->   "%layer_9_bias_load = load i6 %layer_9_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268]   --->   Operation 329 'load' 'layer_9_bias_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_39 : Operation 330 [1/1] (0.48ns)   --->   "%br_ln0 = br void %dense_relu.2.exit"   --->   Operation 330 'br' 'br_ln0' <Predicate = (icmp_ln157)> <Delay = 0.48>

State 40 <SV = 21> <Delay = 1.35>
ST_40 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i7 %i_4" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 331 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268]   --->   Operation 332 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 333 [1/2] (1.35ns)   --->   "%layer_9_output_load = load i6 %layer_9_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 333 'load' 'layer_9_output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 334 [1/2] (1.35ns)   --->   "%layer_9_bias_load = load i6 %layer_9_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268]   --->   Operation 334 'load' 'layer_9_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_40 : Operation 335 [1/1] (0.48ns)   --->   "%br_ln159 = br void" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 335 'br' 'br_ln159' <Predicate = true> <Delay = 0.48>

State 41 <SV = 22> <Delay = 2.29>
ST_41 : Operation 336 [1/1] (0.00ns)   --->   "%ii_4 = phi i6 %add_ln159, void %ifFalse, i6 0, void %.split2.i" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 336 'phi' 'ii_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 337 [1/1] (0.87ns)   --->   "%icmp_ln159 = icmp_eq  i6 %ii_4, i6 32" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 337 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %.split.i, void %._crit_edge.loopexit.i" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 338 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 339 [1/1] (0.00ns)   --->   "%ii_4_cast7 = zext i6 %ii_4" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 339 'zext' 'ii_4_cast7' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 340 [1/1] (0.00ns)   --->   "%layer_7_output_addr = getelementptr i32 %layer_7_output, i64 0, i64 %ii_4_cast7" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 340 'getelementptr' 'layer_7_output_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 341 [2/2] (1.35ns)   --->   "%layer_7_output_load = load i5 %layer_7_output_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 341 'load' 'layer_7_output_load' <Predicate = (!icmp_ln159)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i6 %ii_4" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 342 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln161, i6 0" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 343 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 344 [1/1] (0.94ns)   --->   "%add_ln161 = add i11 %shl_ln, i11 %zext_ln157_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 344 'add' 'add_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i11 %add_ln161" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 345 'zext' 'zext_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 346 [1/1] (0.00ns)   --->   "%layer_9_weights_addr = getelementptr i32 %layer_9_weights, i64 0, i64 %zext_ln161" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 346 'getelementptr' 'layer_9_weights_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 347 [2/2] (1.35ns)   --->   "%layer_9_weights_load = load i11 %layer_9_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 347 'load' 'layer_9_weights_load' <Predicate = (!icmp_ln159)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_41 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 348 'br' 'br_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 42 <SV = 23> <Delay = 6.02>
ST_42 : Operation 349 [1/2] (1.35ns)   --->   "%layer_7_output_load = load i5 %layer_7_output_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 349 'load' 'layer_7_output_load' <Predicate = (!icmp_ln159)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 350 [1/2] (1.35ns)   --->   "%layer_9_weights_load = load i11 %layer_9_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 350 'load' 'layer_9_weights_load' <Predicate = (!icmp_ln159)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_42 : Operation 351 [4/4] (4.67ns)   --->   "%mul7_i1 = fmul i32 %layer_7_output_load, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 351 'fmul' 'mul7_i1' <Predicate = (!icmp_ln159)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 4.67>
ST_43 : Operation 352 [3/4] (4.67ns)   --->   "%mul7_i1 = fmul i32 %layer_7_output_load, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 352 'fmul' 'mul7_i1' <Predicate = (!icmp_ln159)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 4.67>
ST_44 : Operation 353 [1/1] (0.88ns)   --->   "%add_ln159 = add i6 %ii_4, i6 1" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 353 'add' 'add_ln159' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 354 [2/4] (4.67ns)   --->   "%mul7_i1 = fmul i32 %layer_7_output_load, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 354 'fmul' 'mul7_i1' <Predicate = (!icmp_ln159)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 355 [1/1] (0.87ns)   --->   "%ifzero = icmp_eq  i6 %add_ln159, i6 32" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 355 'icmp' 'ifzero' <Predicate = (!icmp_ln159)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %ifzero, void %ifFalse, void %ifTrue" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 356 'br' 'br_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 45 <SV = 26> <Delay = 4.67>
ST_45 : Operation 357 [1/4] (4.67ns)   --->   "%mul7_i1 = fmul i32 %layer_7_output_load, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 357 'fmul' 'mul7_i1' <Predicate = (!icmp_ln159)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 6.01>
ST_46 : Operation 358 [1/1] (0.00ns)   --->   "%add108_i = phi i32 %add_i, void %ifFalse, i32 %layer_9_output_load, void %.split2.i" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 358 'phi' 'add108_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 359 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 360 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 360 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 361 [5/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 361 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 12.0>
ST_47 : Operation 362 [4/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 362 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 12.0>
ST_48 : Operation 363 [3/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 363 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 12.0>
ST_49 : Operation 364 [2/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 364 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 12.0>
ST_50 : Operation 365 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268]   --->   Operation 365 'specloopname' 'specloopname_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_50 : Operation 366 [1/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268]   --->   Operation 366 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 6.01>
ST_51 : Operation 367 [5/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268]   --->   Operation 367 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 6.01>
ST_52 : Operation 368 [4/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268]   --->   Operation 368 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 6.01>
ST_53 : Operation 369 [3/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268]   --->   Operation 369 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 35> <Delay = 6.01>
ST_54 : Operation 370 [2/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268]   --->   Operation 370 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 36> <Delay = 6.01>
ST_55 : Operation 371 [1/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268]   --->   Operation 371 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 3.34>
ST_56 : Operation 372 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %add1_i, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 372 'fcmp' 'tmp_s' <Predicate = (ifzero)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 38> <Delay = 5.22>
ST_57 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add1_i" [../src/hls/cnn.cpp:49]   --->   Operation 373 'bitcast' 'bitcast_ln49' <Predicate = (ifzero)> <Delay = 0.00>
ST_57 : Operation 374 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 374 'partselect' 'tmp' <Predicate = (ifzero)> <Delay = 0.00>
ST_57 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 375 'trunc' 'trunc_ln49' <Predicate = (ifzero)> <Delay = 0.00>
ST_57 : Operation 376 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 376 'icmp' 'icmp_ln49' <Predicate = (ifzero)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 377 [1/1] (0.97ns)   --->   "%icmp_ln49_1 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 377 'icmp' 'icmp_ln49_1' <Predicate = (ifzero)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 378 'or' 'or_ln49' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 379 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %add1_i, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 379 'fcmp' 'tmp_s' <Predicate = (ifzero)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_s" [../src/hls/cnn.cpp:49]   --->   Operation 380 'and' 'and_ln49' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 381 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add1_i, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 381 'select' 'select_ln49' <Predicate = (ifzero)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 382 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i6 %layer_9_output_addr_1" [../src/hls/cnn.cpp:49]   --->   Operation 382 'store' 'store_ln49' <Predicate = (ifzero)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 383 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 58 <SV = 28> <Delay = 0.00>
ST_58 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit"   --->   Operation 384 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 59 <SV = 21> <Delay = 2.22>
ST_59 : Operation 385 [1/1] (0.00ns)   --->   "%i_5 = phi i6 %add_ln22_1, void %.split10, i6 0, void %dense_relu.2.exit.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 385 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 386 [1/1] (0.88ns)   --->   "%add_ln22_1 = add i6 %i_5, i6 1" [../src/hls/cnn.cpp:22]   --->   Operation 386 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 387 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 387 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 388 [1/1] (0.87ns)   --->   "%icmp_ln22_1 = icmp_eq  i6 %i_5, i6 32" [../src/hls/cnn.cpp:22]   --->   Operation 388 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 389 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 389 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %.split10, void %_Z15set1DFloatArrayPKiPff.exit11.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 390 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 391 [1/1] (0.00ns)   --->   "%i_5_cast = zext i6 %i_5" [../src/hls/cnn.cpp:22]   --->   Operation 391 'zext' 'i_5_cast' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_59 : Operation 392 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:22]   --->   Operation 392 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_59 : Operation 393 [1/1] (0.00ns)   --->   "%layer_10_output_addr = getelementptr i32 %layer_10_output, i64 0, i64 %i_5_cast" [../src/hls/cnn.cpp:24]   --->   Operation 393 'getelementptr' 'layer_10_output_addr' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_59 : Operation 394 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 0, i5 %layer_10_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 394 'store' 'store_ln24' <Predicate = (!icmp_ln22_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_relu.2.exit"   --->   Operation 395 'br' 'br_ln0' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 60 <SV = 22> <Delay = 0.48>
ST_60 : Operation 396 [1/1] (0.48ns)   --->   "%br_ln157 = br void %_Z15set1DFloatArrayPKiPff.exit11" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 396 'br' 'br_ln157' <Predicate = true> <Delay = 0.48>

State 61 <SV = 23> <Delay = 1.35>
ST_61 : Operation 397 [1/1] (0.00ns)   --->   "%i_10 = phi i6 %add_ln157_1, void %._crit_edge.loopexit.i22692, i6 0, void %_Z15set1DFloatArrayPKiPff.exit11.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 397 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 398 [1/1] (0.88ns)   --->   "%add_ln157_1 = add i6 %i_10, i6 1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 398 'add' 'add_ln157_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 399 [1/1] (0.87ns)   --->   "%icmp_ln157_1 = icmp_eq  i6 %i_10, i6 32" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 399 'icmp' 'icmp_ln157_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 400 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 400 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157_1, void %.split2.i22676, void %dense_relu.1.exit.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 401 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i6 %i_10" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 402 'zext' 'zext_ln157_2' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_61 : Operation 403 [1/1] (0.00ns)   --->   "%layer_10_output_addr_1 = getelementptr i32 %layer_10_output, i64 0, i64 %zext_ln157_2" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 403 'getelementptr' 'layer_10_output_addr_1' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_61 : Operation 404 [2/2] (1.35ns)   --->   "%layer_10_output_load = load i5 %layer_10_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 404 'load' 'layer_10_output_load' <Predicate = (!icmp_ln157_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_61 : Operation 405 [1/1] (0.00ns)   --->   "%layer_10_bias_addr = getelementptr i32 %layer_10_bias, i64 0, i64 %zext_ln157_2" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277]   --->   Operation 405 'getelementptr' 'layer_10_bias_addr' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_61 : Operation 406 [2/2] (1.35ns)   --->   "%layer_10_bias_load = load i5 %layer_10_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277]   --->   Operation 406 'load' 'layer_10_bias_load' <Predicate = (!icmp_ln157_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_61 : Operation 407 [1/1] (0.48ns)   --->   "%br_ln0 = br void %dense_relu.1.exit"   --->   Operation 407 'br' 'br_ln0' <Predicate = (icmp_ln157_1)> <Delay = 0.48>

State 62 <SV = 24> <Delay = 1.35>
ST_62 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln157_3 = zext i6 %i_10" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 408 'zext' 'zext_ln157_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 409 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277]   --->   Operation 409 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 410 [1/2] (1.35ns)   --->   "%layer_10_output_load = load i5 %layer_10_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 410 'load' 'layer_10_output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 411 [1/2] (1.35ns)   --->   "%layer_10_bias_load = load i5 %layer_10_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277]   --->   Operation 411 'load' 'layer_10_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_62 : Operation 412 [1/1] (0.48ns)   --->   "%br_ln159 = br void" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 412 'br' 'br_ln159' <Predicate = true> <Delay = 0.48>

State 63 <SV = 25> <Delay = 2.29>
ST_63 : Operation 413 [1/1] (0.00ns)   --->   "%ii_5 = phi i7 %add_ln159_1, void %ifFalse4, i7 0, void %.split2.i22676" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 413 'phi' 'ii_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 414 [1/1] (0.89ns)   --->   "%add_ln159_1 = add i7 %ii_5, i7 1" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 414 'add' 'add_ln159_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 415 [1/1] (0.86ns)   --->   "%icmp_ln159_1 = icmp_eq  i7 %ii_5, i7 64" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 415 'icmp' 'icmp_ln159_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159_1, void %.split.i22687, void %._crit_edge.loopexit.i22692" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 416 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 417 [1/1] (0.00ns)   --->   "%ii_5_cast9 = zext i7 %ii_5" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 417 'zext' 'ii_5_cast9' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 418 [1/1] (0.00ns)   --->   "%layer_9_output_addr_2 = getelementptr i32 %layer_9_output, i64 0, i64 %ii_5_cast9" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 418 'getelementptr' 'layer_9_output_addr_2' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 419 [2/2] (1.35ns)   --->   "%layer_9_output_load_1 = load i6 %layer_9_output_addr_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 419 'load' 'layer_9_output_load_1' <Predicate = (!icmp_ln159_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln161_1 = trunc i7 %ii_5" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 420 'trunc' 'trunc_ln161_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln161_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln161_1, i5 0" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 421 'bitconcatenate' 'shl_ln161_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 422 [1/1] (0.94ns)   --->   "%add_ln161_1 = add i11 %shl_ln161_1, i11 %zext_ln157_3" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 422 'add' 'add_ln161_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i11 %add_ln161_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 423 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 424 [1/1] (0.00ns)   --->   "%layer_10_weights_addr = getelementptr i32 %layer_10_weights, i64 0, i64 %zext_ln161_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 424 'getelementptr' 'layer_10_weights_addr' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 425 [2/2] (1.35ns)   --->   "%layer_10_weights_load = load i11 %layer_10_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 425 'load' 'layer_10_weights_load' <Predicate = (!icmp_ln159_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_63 : Operation 426 [1/1] (0.86ns)   --->   "%ifzero5 = icmp_eq  i7 %add_ln159_1, i7 64" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 426 'icmp' 'ifzero5' <Predicate = (!icmp_ln159_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %ifzero5, void %ifFalse4, void %ifTrue3" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 427 'br' 'br_ln159' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 428 'br' 'br_ln0' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>

State 64 <SV = 26> <Delay = 6.02>
ST_64 : Operation 429 [1/2] (1.35ns)   --->   "%layer_9_output_load_1 = load i6 %layer_9_output_addr_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 429 'load' 'layer_9_output_load_1' <Predicate = (!icmp_ln159_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 430 [1/2] (1.35ns)   --->   "%layer_10_weights_load = load i11 %layer_10_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 430 'load' 'layer_10_weights_load' <Predicate = (!icmp_ln159_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_64 : Operation 431 [4/4] (4.67ns)   --->   "%mul7_i2 = fmul i32 %layer_9_output_load_1, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 431 'fmul' 'mul7_i2' <Predicate = (!icmp_ln159_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 27> <Delay = 4.67>
ST_65 : Operation 432 [3/4] (4.67ns)   --->   "%mul7_i2 = fmul i32 %layer_9_output_load_1, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 432 'fmul' 'mul7_i2' <Predicate = (!icmp_ln159_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 28> <Delay = 4.67>
ST_66 : Operation 433 [2/4] (4.67ns)   --->   "%mul7_i2 = fmul i32 %layer_9_output_load_1, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 433 'fmul' 'mul7_i2' <Predicate = (!icmp_ln159_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 29> <Delay = 4.67>
ST_67 : Operation 434 [1/4] (4.67ns)   --->   "%mul7_i2 = fmul i32 %layer_9_output_load_1, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 434 'fmul' 'mul7_i2' <Predicate = (!icmp_ln159_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 30> <Delay = 6.01>
ST_68 : Operation 435 [1/1] (0.00ns)   --->   "%add108_i22678 = phi i32 %add_i1, void %ifFalse4, i32 %layer_10_output_load, void %.split2.i22676" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 435 'phi' 'add108_i22678' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 436 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 436 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 437 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 437 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 438 [5/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22678, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 438 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 31> <Delay = 12.0>
ST_69 : Operation 439 [4/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22678, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 439 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 32> <Delay = 12.0>
ST_70 : Operation 440 [3/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22678, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 440 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 33> <Delay = 12.0>
ST_71 : Operation 441 [2/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22678, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 441 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 34> <Delay = 12.0>
ST_72 : Operation 442 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277]   --->   Operation 442 'specloopname' 'specloopname_ln159' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_72 : Operation 443 [1/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22678, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277]   --->   Operation 443 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 35> <Delay = 6.01>
ST_73 : Operation 444 [5/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277]   --->   Operation 444 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 36> <Delay = 6.01>
ST_74 : Operation 445 [4/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277]   --->   Operation 445 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 37> <Delay = 6.01>
ST_75 : Operation 446 [3/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277]   --->   Operation 446 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 38> <Delay = 6.01>
ST_76 : Operation 447 [2/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277]   --->   Operation 447 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 39> <Delay = 6.01>
ST_77 : Operation 448 [1/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277]   --->   Operation 448 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 40> <Delay = 3.34>
ST_78 : Operation 449 [2/2] (3.34ns)   --->   "%tmp_39 = fcmp_ogt  i32 %add1_i1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 449 'fcmp' 'tmp_39' <Predicate = (ifzero5)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 41> <Delay = 5.22>
ST_79 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i32 %add1_i1" [../src/hls/cnn.cpp:49]   --->   Operation 450 'bitcast' 'bitcast_ln49_1' <Predicate = (ifzero5)> <Delay = 0.00>
ST_79 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49_1, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 451 'partselect' 'tmp_38' <Predicate = (ifzero5)> <Delay = 0.00>
ST_79 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %bitcast_ln49_1" [../src/hls/cnn.cpp:49]   --->   Operation 452 'trunc' 'trunc_ln49_1' <Predicate = (ifzero5)> <Delay = 0.00>
ST_79 : Operation 453 [1/1] (0.85ns)   --->   "%icmp_ln49_2 = icmp_ne  i8 %tmp_38, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 453 'icmp' 'icmp_ln49_2' <Predicate = (ifzero5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 454 [1/1] (0.97ns)   --->   "%icmp_ln49_3 = icmp_eq  i23 %trunc_ln49_1, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 454 'icmp' 'icmp_ln49_3' <Predicate = (ifzero5)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%or_ln49_1 = or i1 %icmp_ln49_3, i1 %icmp_ln49_2" [../src/hls/cnn.cpp:49]   --->   Operation 455 'or' 'or_ln49_1' <Predicate = (ifzero5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 456 [1/2] (3.34ns)   --->   "%tmp_39 = fcmp_ogt  i32 %add1_i1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 456 'fcmp' 'tmp_39' <Predicate = (ifzero5)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%and_ln49_1 = and i1 %or_ln49_1, i1 %tmp_39" [../src/hls/cnn.cpp:49]   --->   Operation 457 'and' 'and_ln49_1' <Predicate = (ifzero5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 458 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %and_ln49_1, i32 %add1_i1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 458 'select' 'select_ln49_1' <Predicate = (ifzero5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 459 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49_1, i5 %layer_10_output_addr_1" [../src/hls/cnn.cpp:49]   --->   Operation 459 'store' 'store_ln49' <Predicate = (ifzero5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse4"   --->   Operation 460 'br' 'br_ln0' <Predicate = (ifzero5)> <Delay = 0.00>

State 80 <SV = 31> <Delay = 0.00>
ST_80 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit11"   --->   Operation 461 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 81 <SV = 24> <Delay = 1.66>
ST_81 : Operation 462 [1/1] (0.00ns)   --->   "%i_6 = phi i5 %add_ln22_2, void %.split8, i5 0, void %dense_relu.1.exit.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 462 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 463 [1/1] (0.87ns)   --->   "%add_ln22_2 = add i5 %i_6, i5 1" [../src/hls/cnn.cpp:22]   --->   Operation 463 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 464 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 464 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 465 [1/1] (0.87ns)   --->   "%icmp_ln22_2 = icmp_eq  i5 %i_6, i5 16" [../src/hls/cnn.cpp:22]   --->   Operation 465 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 466 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 466 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_2, void %.split8, void %_Z15set1DFloatArrayPKiPff.exit17.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 467 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 468 [1/1] (0.00ns)   --->   "%i_6_cast = zext i5 %i_6" [../src/hls/cnn.cpp:22]   --->   Operation 468 'zext' 'i_6_cast' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_81 : Operation 469 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:22]   --->   Operation 469 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_81 : Operation 470 [1/1] (0.00ns)   --->   "%layer_11_output_addr = getelementptr i32 %layer_11_output, i64 0, i64 %i_6_cast" [../src/hls/cnn.cpp:24]   --->   Operation 470 'getelementptr' 'layer_11_output_addr' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_81 : Operation 471 [1/1] (0.79ns)   --->   "%store_ln24 = store i32 0, i4 %layer_11_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 471 'store' 'store_ln24' <Predicate = (!icmp_ln22_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_81 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_relu.1.exit"   --->   Operation 472 'br' 'br_ln0' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>

State 82 <SV = 25> <Delay = 0.48>
ST_82 : Operation 473 [1/1] (0.48ns)   --->   "%br_ln157 = br void %_Z15set1DFloatArrayPKiPff.exit17" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 473 'br' 'br_ln157' <Predicate = true> <Delay = 0.48>

State 83 <SV = 26> <Delay = 0.87>
ST_83 : Operation 474 [1/1] (0.00ns)   --->   "%i_11 = phi i5 %add_ln157_2, void %._crit_edge.loopexit.i22713, i5 0, void %_Z15set1DFloatArrayPKiPff.exit17.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 474 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 475 [1/1] (0.87ns)   --->   "%add_ln157_2 = add i5 %i_11, i5 1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 475 'add' 'add_ln157_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 476 [1/1] (0.87ns)   --->   "%icmp_ln157_2 = icmp_eq  i5 %i_11, i5 16" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 476 'icmp' 'icmp_ln157_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 477 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 477 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157_2, void %.split2.i22697, void %dense_relu.exit.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 478 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln157_4 = zext i5 %i_11" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 479 'zext' 'zext_ln157_4' <Predicate = (!icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 480 [1/1] (0.00ns)   --->   "%layer_11_output_addr_17 = getelementptr i32 %layer_11_output, i64 0, i64 %zext_ln157_4" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 480 'getelementptr' 'layer_11_output_addr_17' <Predicate = (!icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 481 [2/2] (0.79ns)   --->   "%layer_11_output_load_16 = load i4 %layer_11_output_addr_17" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 481 'load' 'layer_11_output_load_16' <Predicate = (!icmp_ln157_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_83 : Operation 482 [1/1] (0.00ns)   --->   "%layer_11_bias_addr = getelementptr i32 %layer_11_bias, i64 0, i64 %zext_ln157_4" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287]   --->   Operation 482 'getelementptr' 'layer_11_bias_addr' <Predicate = (!icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 483 [2/2] (0.79ns)   --->   "%layer_11_bias_load = load i4 %layer_11_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287]   --->   Operation 483 'load' 'layer_11_bias_load' <Predicate = (!icmp_ln157_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_83 : Operation 484 [1/1] (0.00ns)   --->   "%layer_12_output_0_0 = alloca i32 1"   --->   Operation 484 'alloca' 'layer_12_output_0_0' <Predicate = (icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 485 [1/1] (0.00ns)   --->   "%layer_12_output_1_0 = alloca i32 1"   --->   Operation 485 'alloca' 'layer_12_output_1_0' <Predicate = (icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 486 [1/1] (0.00ns)   --->   "%layer_12_output_2_0 = alloca i32 1"   --->   Operation 486 'alloca' 'layer_12_output_2_0' <Predicate = (icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 487 [1/1] (0.00ns)   --->   "%layer_12_output_3_0 = alloca i32 1"   --->   Operation 487 'alloca' 'layer_12_output_3_0' <Predicate = (icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 488 [1/1] (0.48ns)   --->   "%br_ln0 = br void %dense_relu.exit"   --->   Operation 488 'br' 'br_ln0' <Predicate = (icmp_ln157_2)> <Delay = 0.48>

State 84 <SV = 27> <Delay = 0.79>
ST_84 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln157_5 = zext i5 %i_11" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 489 'zext' 'zext_ln157_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 490 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287]   --->   Operation 490 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 491 [1/2] (0.79ns)   --->   "%layer_11_output_load_16 = load i4 %layer_11_output_addr_17" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 491 'load' 'layer_11_output_load_16' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_84 : Operation 492 [1/2] (0.79ns)   --->   "%layer_11_bias_load = load i4 %layer_11_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287]   --->   Operation 492 'load' 'layer_11_bias_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_84 : Operation 493 [1/1] (0.48ns)   --->   "%br_ln159 = br void" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 493 'br' 'br_ln159' <Predicate = true> <Delay = 0.48>

State 85 <SV = 28> <Delay = 2.27>
ST_85 : Operation 494 [1/1] (0.00ns)   --->   "%ii_6 = phi i6 %add_ln159_2, void %ifFalse8, i6 0, void %.split2.i22697" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 494 'phi' 'ii_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 495 [1/1] (0.88ns)   --->   "%add_ln159_2 = add i6 %ii_6, i6 1" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 495 'add' 'add_ln159_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 496 [1/1] (0.87ns)   --->   "%icmp_ln159_2 = icmp_eq  i6 %ii_6, i6 32" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 496 'icmp' 'icmp_ln159_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159_2, void %.split.i22708, void %._crit_edge.loopexit.i22713" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 497 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 498 [1/1] (0.00ns)   --->   "%ii_6_cast10 = zext i6 %ii_6" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 498 'zext' 'ii_6_cast10' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 499 [1/1] (0.00ns)   --->   "%layer_10_output_addr_2 = getelementptr i32 %layer_10_output, i64 0, i64 %ii_6_cast10" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 499 'getelementptr' 'layer_10_output_addr_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 500 [2/2] (1.35ns)   --->   "%layer_10_output_load_1 = load i5 %layer_10_output_addr_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 500 'load' 'layer_10_output_load_1' <Predicate = (!icmp_ln159_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_85 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln161_2 = trunc i6 %ii_6" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 501 'trunc' 'trunc_ln161_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln161_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln161_2, i4 0" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 502 'bitconcatenate' 'shl_ln161_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 503 [1/1] (0.92ns)   --->   "%add_ln161_2 = add i9 %shl_ln161_2, i9 %zext_ln157_5" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 503 'add' 'add_ln161_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln161_2 = zext i9 %add_ln161_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 504 'zext' 'zext_ln161_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 505 [1/1] (0.00ns)   --->   "%layer_11_weights_addr = getelementptr i32 %layer_11_weights, i64 0, i64 %zext_ln161_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 505 'getelementptr' 'layer_11_weights_addr' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 506 [2/2] (1.35ns)   --->   "%layer_11_weights_load = load i9 %layer_11_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 506 'load' 'layer_11_weights_load' <Predicate = (!icmp_ln159_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_85 : Operation 507 [1/1] (0.87ns)   --->   "%ifzero9 = icmp_eq  i6 %add_ln159_2, i6 32" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 507 'icmp' 'ifzero9' <Predicate = (!icmp_ln159_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %ifzero9, void %ifFalse8, void %ifTrue7" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 508 'br' 'br_ln159' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 509 'br' 'br_ln0' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>

State 86 <SV = 29> <Delay = 6.02>
ST_86 : Operation 510 [1/2] (1.35ns)   --->   "%layer_10_output_load_1 = load i5 %layer_10_output_addr_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 510 'load' 'layer_10_output_load_1' <Predicate = (!icmp_ln159_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 511 [1/2] (1.35ns)   --->   "%layer_11_weights_load = load i9 %layer_11_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 511 'load' 'layer_11_weights_load' <Predicate = (!icmp_ln159_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_86 : Operation 512 [4/4] (4.67ns)   --->   "%mul7_i3 = fmul i32 %layer_10_output_load_1, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 512 'fmul' 'mul7_i3' <Predicate = (!icmp_ln159_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 30> <Delay = 4.67>
ST_87 : Operation 513 [3/4] (4.67ns)   --->   "%mul7_i3 = fmul i32 %layer_10_output_load_1, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 513 'fmul' 'mul7_i3' <Predicate = (!icmp_ln159_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 31> <Delay = 4.67>
ST_88 : Operation 514 [2/4] (4.67ns)   --->   "%mul7_i3 = fmul i32 %layer_10_output_load_1, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 514 'fmul' 'mul7_i3' <Predicate = (!icmp_ln159_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 32> <Delay = 4.67>
ST_89 : Operation 515 [1/4] (4.67ns)   --->   "%mul7_i3 = fmul i32 %layer_10_output_load_1, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 515 'fmul' 'mul7_i3' <Predicate = (!icmp_ln159_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 33> <Delay = 6.01>
ST_90 : Operation 516 [1/1] (0.00ns)   --->   "%add108_i22699 = phi i32 %add_i2, void %ifFalse8, i32 %layer_11_output_load_16, void %.split2.i22697" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 516 'phi' 'add108_i22699' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 517 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 517 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 518 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 518 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 519 [5/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22699, i32 %mul7_i3" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 519 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 34> <Delay = 12.0>
ST_91 : Operation 520 [4/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22699, i32 %mul7_i3" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 520 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 35> <Delay = 12.0>
ST_92 : Operation 521 [3/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22699, i32 %mul7_i3" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 521 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 36> <Delay = 12.0>
ST_93 : Operation 522 [2/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22699, i32 %mul7_i3" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 522 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 37> <Delay = 12.0>
ST_94 : Operation 523 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287]   --->   Operation 523 'specloopname' 'specloopname_ln159' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_94 : Operation 524 [1/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22699, i32 %mul7_i3" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287]   --->   Operation 524 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 38> <Delay = 6.01>
ST_95 : Operation 525 [5/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287]   --->   Operation 525 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 39> <Delay = 6.01>
ST_96 : Operation 526 [4/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287]   --->   Operation 526 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 40> <Delay = 6.01>
ST_97 : Operation 527 [3/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287]   --->   Operation 527 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 41> <Delay = 6.01>
ST_98 : Operation 528 [2/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287]   --->   Operation 528 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 42> <Delay = 6.01>
ST_99 : Operation 529 [1/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287]   --->   Operation 529 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 43> <Delay = 3.34>
ST_100 : Operation 530 [2/2] (3.34ns)   --->   "%tmp_41 = fcmp_ogt  i32 %add1_i2, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 530 'fcmp' 'tmp_41' <Predicate = (ifzero9)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 44> <Delay = 4.66>
ST_101 : Operation 531 [1/1] (0.00ns)   --->   "%bitcast_ln49_2 = bitcast i32 %add1_i2" [../src/hls/cnn.cpp:49]   --->   Operation 531 'bitcast' 'bitcast_ln49_2' <Predicate = (ifzero9)> <Delay = 0.00>
ST_101 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49_2, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 532 'partselect' 'tmp_40' <Predicate = (ifzero9)> <Delay = 0.00>
ST_101 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i32 %bitcast_ln49_2" [../src/hls/cnn.cpp:49]   --->   Operation 533 'trunc' 'trunc_ln49_2' <Predicate = (ifzero9)> <Delay = 0.00>
ST_101 : Operation 534 [1/1] (0.85ns)   --->   "%icmp_ln49_4 = icmp_ne  i8 %tmp_40, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 534 'icmp' 'icmp_ln49_4' <Predicate = (ifzero9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 535 [1/1] (0.97ns)   --->   "%icmp_ln49_5 = icmp_eq  i23 %trunc_ln49_2, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 535 'icmp' 'icmp_ln49_5' <Predicate = (ifzero9)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%or_ln49_2 = or i1 %icmp_ln49_5, i1 %icmp_ln49_4" [../src/hls/cnn.cpp:49]   --->   Operation 536 'or' 'or_ln49_2' <Predicate = (ifzero9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 537 [1/2] (3.34ns)   --->   "%tmp_41 = fcmp_ogt  i32 %add1_i2, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 537 'fcmp' 'tmp_41' <Predicate = (ifzero9)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%and_ln49_2 = and i1 %or_ln49_2, i1 %tmp_41" [../src/hls/cnn.cpp:49]   --->   Operation 538 'and' 'and_ln49_2' <Predicate = (ifzero9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 539 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49_2 = select i1 %and_ln49_2, i32 %add1_i2, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 539 'select' 'select_ln49_2' <Predicate = (ifzero9)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 540 [1/1] (0.79ns)   --->   "%store_ln49 = store i32 %select_ln49_2, i4 %layer_11_output_addr_17" [../src/hls/cnn.cpp:49]   --->   Operation 540 'store' 'store_ln49' <Predicate = (ifzero9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse8"   --->   Operation 541 'br' 'br_ln0' <Predicate = (ifzero9)> <Delay = 0.00>

State 102 <SV = 34> <Delay = 0.00>
ST_102 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit17"   --->   Operation 542 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 103 <SV = 27> <Delay = 0.88>
ST_103 : Operation 543 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln22_3, void %.split622670, i3 0, void %dense_relu.exit.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 543 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 544 [1/1] (0.74ns)   --->   "%add_ln22_3 = add i3 %i_7, i3 1" [../src/hls/cnn.cpp:22]   --->   Operation 544 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 545 [1/1] (0.00ns)   --->   "%layer_12_output_0_0_load = load i32 %layer_12_output_0_0"   --->   Operation 545 'load' 'layer_12_output_0_0_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 546 [1/1] (0.00ns)   --->   "%layer_12_output_1_0_load = load i32 %layer_12_output_1_0"   --->   Operation 546 'load' 'layer_12_output_1_0_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 547 [1/1] (0.00ns)   --->   "%layer_12_output_2_0_load = load i32 %layer_12_output_2_0"   --->   Operation 547 'load' 'layer_12_output_2_0_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 548 [1/1] (0.00ns)   --->   "%layer_12_output_3_0_load = load i32 %layer_12_output_3_0"   --->   Operation 548 'load' 'layer_12_output_3_0_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 549 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 549 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 550 [1/1] (0.69ns)   --->   "%icmp_ln22_3 = icmp_eq  i3 %i_7, i3 4" [../src/hls/cnn.cpp:22]   --->   Operation 550 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 551 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 551 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_3, void %.split6, void %_Z15set1DFloatArrayPKiPff.exit23.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 552 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 553 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:22]   --->   Operation 553 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>
ST_103 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %i_7" [../src/hls/cnn.cpp:24]   --->   Operation 554 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>
ST_103 : Operation 555 [1/1] (0.88ns)   --->   "%switch_ln24 = switch i2 %trunc_ln24, void %branch7, i2 0, void %.split6..split622670_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [../src/hls/cnn.cpp:24]   --->   Operation 555 'switch' 'switch_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.88>
ST_103 : Operation 556 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_2_0" [../src/hls/cnn.cpp:24]   --->   Operation 556 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 2)> <Delay = 0.00>
ST_103 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split622670" [../src/hls/cnn.cpp:24]   --->   Operation 557 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 2)> <Delay = 0.00>
ST_103 : Operation 558 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_1_0" [../src/hls/cnn.cpp:24]   --->   Operation 558 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 1)> <Delay = 0.00>
ST_103 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split622670" [../src/hls/cnn.cpp:24]   --->   Operation 559 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 1)> <Delay = 0.00>
ST_103 : Operation 560 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_0_0" [../src/hls/cnn.cpp:24]   --->   Operation 560 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 0)> <Delay = 0.00>
ST_103 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split622670" [../src/hls/cnn.cpp:24]   --->   Operation 561 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 0)> <Delay = 0.00>
ST_103 : Operation 562 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_3_0" [../src/hls/cnn.cpp:24]   --->   Operation 562 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 3)> <Delay = 0.00>
ST_103 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split622670" [../src/hls/cnn.cpp:24]   --->   Operation 563 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 3)> <Delay = 0.00>
ST_103 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_relu.exit"   --->   Operation 564 'br' 'br_ln0' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>

State 104 <SV = 28> <Delay = 0.79>
ST_104 : Operation 565 [1/1] (0.00ns)   --->   "%layer_12_output_3 = alloca i32 1"   --->   Operation 565 'alloca' 'layer_12_output_3' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 566 [1/1] (0.00ns)   --->   "%layer_12_output_3_1 = alloca i32 1"   --->   Operation 566 'alloca' 'layer_12_output_3_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 567 [1/1] (0.00ns)   --->   "%layer_12_output_3_3 = alloca i32 1"   --->   Operation 567 'alloca' 'layer_12_output_3_3' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 568 [1/1] (0.00ns)   --->   "%layer_12_output_3_2 = alloca i32 1"   --->   Operation 568 'alloca' 'layer_12_output_3_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 569 [1/1] (0.00ns)   --->   "%layer_11_output_addr_1 = getelementptr i32 %layer_11_output, i64 0, i64 0" [../src/hls/cnn.cpp:182]   --->   Operation 569 'getelementptr' 'layer_11_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 570 [2/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:182]   --->   Operation 570 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 571 [1/1] (0.00ns)   --->   "%layer_11_output_addr_2 = getelementptr i32 %layer_11_output, i64 0, i64 1" [../src/hls/cnn.cpp:182]   --->   Operation 571 'getelementptr' 'layer_11_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 572 [2/2] (0.79ns)   --->   "%layer_11_output_load_1 = load i4 %layer_11_output_addr_2" [../src/hls/cnn.cpp:182]   --->   Operation 572 'load' 'layer_11_output_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 573 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_3_0_load, i32 %layer_12_output_3_2"   --->   Operation 573 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_104 : Operation 574 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_2_0_load, i32 %layer_12_output_3_3"   --->   Operation 574 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_104 : Operation 575 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_1_0_load, i32 %layer_12_output_3_1"   --->   Operation 575 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_104 : Operation 576 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_0_0_load, i32 %layer_12_output_3"   --->   Operation 576 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>

State 105 <SV = 29> <Delay = 0.79>
ST_105 : Operation 577 [1/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:182]   --->   Operation 577 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 578 [1/2] (0.79ns)   --->   "%layer_11_output_load_1 = load i4 %layer_11_output_addr_2" [../src/hls/cnn.cpp:182]   --->   Operation 578 'load' 'layer_11_output_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 579 [1/1] (0.00ns)   --->   "%layer_11_output_addr_3 = getelementptr i32 %layer_11_output, i64 0, i64 2" [../src/hls/cnn.cpp:182]   --->   Operation 579 'getelementptr' 'layer_11_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 580 [2/2] (0.79ns)   --->   "%layer_11_output_load_2 = load i4 %layer_11_output_addr_3" [../src/hls/cnn.cpp:182]   --->   Operation 580 'load' 'layer_11_output_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 581 [1/1] (0.00ns)   --->   "%layer_11_output_addr_4 = getelementptr i32 %layer_11_output, i64 0, i64 3" [../src/hls/cnn.cpp:182]   --->   Operation 581 'getelementptr' 'layer_11_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 582 [2/2] (0.79ns)   --->   "%layer_11_output_load_3 = load i4 %layer_11_output_addr_4" [../src/hls/cnn.cpp:182]   --->   Operation 582 'load' 'layer_11_output_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 106 <SV = 30> <Delay = 0.79>
ST_106 : Operation 583 [1/2] (0.79ns)   --->   "%layer_11_output_load_2 = load i4 %layer_11_output_addr_3" [../src/hls/cnn.cpp:182]   --->   Operation 583 'load' 'layer_11_output_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 584 [1/2] (0.79ns)   --->   "%layer_11_output_load_3 = load i4 %layer_11_output_addr_4" [../src/hls/cnn.cpp:182]   --->   Operation 584 'load' 'layer_11_output_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 585 [1/1] (0.00ns)   --->   "%layer_11_output_addr_5 = getelementptr i32 %layer_11_output, i64 0, i64 4" [../src/hls/cnn.cpp:182]   --->   Operation 585 'getelementptr' 'layer_11_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 586 [2/2] (0.79ns)   --->   "%layer_11_output_load_4 = load i4 %layer_11_output_addr_5" [../src/hls/cnn.cpp:182]   --->   Operation 586 'load' 'layer_11_output_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 587 [1/1] (0.00ns)   --->   "%layer_11_output_addr_6 = getelementptr i32 %layer_11_output, i64 0, i64 5" [../src/hls/cnn.cpp:182]   --->   Operation 587 'getelementptr' 'layer_11_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 588 [2/2] (0.79ns)   --->   "%layer_11_output_load_5 = load i4 %layer_11_output_addr_6" [../src/hls/cnn.cpp:182]   --->   Operation 588 'load' 'layer_11_output_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 107 <SV = 31> <Delay = 0.79>
ST_107 : Operation 589 [1/2] (0.79ns)   --->   "%layer_11_output_load_4 = load i4 %layer_11_output_addr_5" [../src/hls/cnn.cpp:182]   --->   Operation 589 'load' 'layer_11_output_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_107 : Operation 590 [1/2] (0.79ns)   --->   "%layer_11_output_load_5 = load i4 %layer_11_output_addr_6" [../src/hls/cnn.cpp:182]   --->   Operation 590 'load' 'layer_11_output_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_107 : Operation 591 [1/1] (0.00ns)   --->   "%layer_11_output_addr_7 = getelementptr i32 %layer_11_output, i64 0, i64 6" [../src/hls/cnn.cpp:182]   --->   Operation 591 'getelementptr' 'layer_11_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 592 [2/2] (0.79ns)   --->   "%layer_11_output_load_6 = load i4 %layer_11_output_addr_7" [../src/hls/cnn.cpp:182]   --->   Operation 592 'load' 'layer_11_output_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_107 : Operation 593 [1/1] (0.00ns)   --->   "%layer_11_output_addr_8 = getelementptr i32 %layer_11_output, i64 0, i64 7" [../src/hls/cnn.cpp:182]   --->   Operation 593 'getelementptr' 'layer_11_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 594 [2/2] (0.79ns)   --->   "%layer_11_output_load_7 = load i4 %layer_11_output_addr_8" [../src/hls/cnn.cpp:182]   --->   Operation 594 'load' 'layer_11_output_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 108 <SV = 32> <Delay = 0.79>
ST_108 : Operation 595 [1/2] (0.79ns)   --->   "%layer_11_output_load_6 = load i4 %layer_11_output_addr_7" [../src/hls/cnn.cpp:182]   --->   Operation 595 'load' 'layer_11_output_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 596 [1/2] (0.79ns)   --->   "%layer_11_output_load_7 = load i4 %layer_11_output_addr_8" [../src/hls/cnn.cpp:182]   --->   Operation 596 'load' 'layer_11_output_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 597 [1/1] (0.00ns)   --->   "%layer_11_output_addr_9 = getelementptr i32 %layer_11_output, i64 0, i64 8" [../src/hls/cnn.cpp:182]   --->   Operation 597 'getelementptr' 'layer_11_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 598 [2/2] (0.79ns)   --->   "%layer_11_output_load_8 = load i4 %layer_11_output_addr_9" [../src/hls/cnn.cpp:182]   --->   Operation 598 'load' 'layer_11_output_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 599 [1/1] (0.00ns)   --->   "%layer_11_output_addr_10 = getelementptr i32 %layer_11_output, i64 0, i64 9" [../src/hls/cnn.cpp:182]   --->   Operation 599 'getelementptr' 'layer_11_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 600 [2/2] (0.79ns)   --->   "%layer_11_output_load_9 = load i4 %layer_11_output_addr_10" [../src/hls/cnn.cpp:182]   --->   Operation 600 'load' 'layer_11_output_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 109 <SV = 33> <Delay = 0.79>
ST_109 : Operation 601 [1/2] (0.79ns)   --->   "%layer_11_output_load_8 = load i4 %layer_11_output_addr_9" [../src/hls/cnn.cpp:182]   --->   Operation 601 'load' 'layer_11_output_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 602 [1/2] (0.79ns)   --->   "%layer_11_output_load_9 = load i4 %layer_11_output_addr_10" [../src/hls/cnn.cpp:182]   --->   Operation 602 'load' 'layer_11_output_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 603 [1/1] (0.00ns)   --->   "%layer_11_output_addr_11 = getelementptr i32 %layer_11_output, i64 0, i64 10" [../src/hls/cnn.cpp:182]   --->   Operation 603 'getelementptr' 'layer_11_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 604 [2/2] (0.79ns)   --->   "%layer_11_output_load_10 = load i4 %layer_11_output_addr_11" [../src/hls/cnn.cpp:182]   --->   Operation 604 'load' 'layer_11_output_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 605 [1/1] (0.00ns)   --->   "%layer_11_output_addr_12 = getelementptr i32 %layer_11_output, i64 0, i64 11" [../src/hls/cnn.cpp:182]   --->   Operation 605 'getelementptr' 'layer_11_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 606 [2/2] (0.79ns)   --->   "%layer_11_output_load_11 = load i4 %layer_11_output_addr_12" [../src/hls/cnn.cpp:182]   --->   Operation 606 'load' 'layer_11_output_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 110 <SV = 34> <Delay = 0.79>
ST_110 : Operation 607 [1/2] (0.79ns)   --->   "%layer_11_output_load_10 = load i4 %layer_11_output_addr_11" [../src/hls/cnn.cpp:182]   --->   Operation 607 'load' 'layer_11_output_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 608 [1/2] (0.79ns)   --->   "%layer_11_output_load_11 = load i4 %layer_11_output_addr_12" [../src/hls/cnn.cpp:182]   --->   Operation 608 'load' 'layer_11_output_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 609 [1/1] (0.00ns)   --->   "%layer_11_output_addr_13 = getelementptr i32 %layer_11_output, i64 0, i64 12" [../src/hls/cnn.cpp:182]   --->   Operation 609 'getelementptr' 'layer_11_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 610 [2/2] (0.79ns)   --->   "%layer_11_output_load_12 = load i4 %layer_11_output_addr_13" [../src/hls/cnn.cpp:182]   --->   Operation 610 'load' 'layer_11_output_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 611 [1/1] (0.00ns)   --->   "%layer_11_output_addr_14 = getelementptr i32 %layer_11_output, i64 0, i64 13" [../src/hls/cnn.cpp:182]   --->   Operation 611 'getelementptr' 'layer_11_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 612 [2/2] (0.79ns)   --->   "%layer_11_output_load_13 = load i4 %layer_11_output_addr_14" [../src/hls/cnn.cpp:182]   --->   Operation 612 'load' 'layer_11_output_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 111 <SV = 35> <Delay = 0.79>
ST_111 : Operation 613 [1/2] (0.79ns)   --->   "%layer_11_output_load_12 = load i4 %layer_11_output_addr_13" [../src/hls/cnn.cpp:182]   --->   Operation 613 'load' 'layer_11_output_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 614 [1/2] (0.79ns)   --->   "%layer_11_output_load_13 = load i4 %layer_11_output_addr_14" [../src/hls/cnn.cpp:182]   --->   Operation 614 'load' 'layer_11_output_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 615 [1/1] (0.00ns)   --->   "%layer_11_output_addr_15 = getelementptr i32 %layer_11_output, i64 0, i64 14" [../src/hls/cnn.cpp:182]   --->   Operation 615 'getelementptr' 'layer_11_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 616 [2/2] (0.79ns)   --->   "%layer_11_output_load_14 = load i4 %layer_11_output_addr_15" [../src/hls/cnn.cpp:182]   --->   Operation 616 'load' 'layer_11_output_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 617 [1/1] (0.00ns)   --->   "%layer_11_output_addr_16 = getelementptr i32 %layer_11_output, i64 0, i64 15" [../src/hls/cnn.cpp:182]   --->   Operation 617 'getelementptr' 'layer_11_output_addr_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 618 [2/2] (0.79ns)   --->   "%layer_11_output_load_15 = load i4 %layer_11_output_addr_16" [../src/hls/cnn.cpp:182]   --->   Operation 618 'load' 'layer_11_output_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 112 <SV = 36> <Delay = 0.79>
ST_112 : Operation 619 [1/2] (0.79ns)   --->   "%layer_11_output_load_14 = load i4 %layer_11_output_addr_15" [../src/hls/cnn.cpp:182]   --->   Operation 619 'load' 'layer_11_output_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_112 : Operation 620 [1/2] (0.79ns)   --->   "%layer_11_output_load_15 = load i4 %layer_11_output_addr_16" [../src/hls/cnn.cpp:182]   --->   Operation 620 'load' 'layer_11_output_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_112 : Operation 621 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit23"   --->   Operation 621 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 113 <SV = 37> <Delay = 1.35>
ST_113 : Operation 622 [1/1] (0.00ns)   --->   "%i_8 = phi i3 0, void %_Z15set1DFloatArrayPKiPff.exit23.preheader, i3 %add_ln178, void %.split422665" [../src/hls/cnn.cpp:178]   --->   Operation 622 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 623 [1/1] (0.69ns)   --->   "%icmp_ln178 = icmp_eq  i3 %i_8, i3 4" [../src/hls/cnn.cpp:178]   --->   Operation 623 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %.split4, void %_Z5densePfPKiPKfS3_S_.exit.preheader" [../src/hls/cnn.cpp:178]   --->   Operation 624 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 625 [1/1] (0.00ns)   --->   "%i_8_cast11 = zext i3 %i_8" [../src/hls/cnn.cpp:178]   --->   Operation 625 'zext' 'i_8_cast11' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_113 : Operation 626 [1/1] (0.00ns)   --->   "%layer_12_weights_addr = getelementptr i32 %layer_12_weights, i64 0, i64 %i_8_cast11" [../src/hls/cnn.cpp:182]   --->   Operation 626 'getelementptr' 'layer_12_weights_addr' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_113 : Operation 627 [2/2] (1.35ns)   --->   "%layer_12_weights_load = load i6 %layer_12_weights_addr" [../src/hls/cnn.cpp:182]   --->   Operation 627 'load' 'layer_12_weights_load' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_113 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit23"   --->   Operation 628 'br' 'br_ln0' <Predicate = (!icmp_ln178)> <Delay = 0.00>

State 114 <SV = 38> <Delay = 6.02>
ST_114 : Operation 629 [1/2] (1.35ns)   --->   "%layer_12_weights_load = load i6 %layer_12_weights_addr" [../src/hls/cnn.cpp:182]   --->   Operation 629 'load' 'layer_12_weights_load' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_114 : Operation 630 [4/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:182]   --->   Operation 630 'fmul' 'mul7_i' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 631 [1/1] (0.19ns)   --->   "%xor_ln182 = xor i3 %i_8, i3 4" [../src/hls/cnn.cpp:182]   --->   Operation 631 'xor' 'xor_ln182' <Predicate = (!icmp_ln178)> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i3 %xor_ln182" [../src/hls/cnn.cpp:182]   --->   Operation 632 'zext' 'zext_ln182' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_114 : Operation 633 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_1 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182" [../src/hls/cnn.cpp:182]   --->   Operation 633 'getelementptr' 'layer_12_weights_addr_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_114 : Operation 634 [2/2] (1.35ns)   --->   "%layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1" [../src/hls/cnn.cpp:182]   --->   Operation 634 'load' 'layer_12_weights_load_1' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 115 <SV = 39> <Delay = 6.02>
ST_115 : Operation 635 [3/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:182]   --->   Operation 635 'fmul' 'mul7_i' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 636 [1/2] (1.35ns)   --->   "%layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1" [../src/hls/cnn.cpp:182]   --->   Operation 636 'load' 'layer_12_weights_load_1' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_115 : Operation 637 [4/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:182]   --->   Operation 637 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 638 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_8" [../src/hls/cnn.cpp:182]   --->   Operation 638 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_115 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i4 %or_ln" [../src/hls/cnn.cpp:182]   --->   Operation 639 'zext' 'zext_ln182_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_115 : Operation 640 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_2 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_1" [../src/hls/cnn.cpp:182]   --->   Operation 640 'getelementptr' 'layer_12_weights_addr_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_115 : Operation 641 [2/2] (1.35ns)   --->   "%layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2" [../src/hls/cnn.cpp:182]   --->   Operation 641 'load' 'layer_12_weights_load_2' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 116 <SV = 40> <Delay = 6.02>
ST_116 : Operation 642 [2/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:182]   --->   Operation 642 'fmul' 'mul7_i' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 643 [3/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:182]   --->   Operation 643 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 644 [1/2] (1.35ns)   --->   "%layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2" [../src/hls/cnn.cpp:182]   --->   Operation 644 'load' 'layer_12_weights_load_2' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_116 : Operation 645 [4/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:182]   --->   Operation 645 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i3 %xor_ln182" [../src/hls/cnn.cpp:182]   --->   Operation 646 'sext' 'sext_ln182' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_116 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln182_2 = zext i4 %sext_ln182" [../src/hls/cnn.cpp:182]   --->   Operation 647 'zext' 'zext_ln182_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_116 : Operation 648 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_3 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_2" [../src/hls/cnn.cpp:182]   --->   Operation 648 'getelementptr' 'layer_12_weights_addr_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_116 : Operation 649 [2/2] (1.35ns)   --->   "%layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3" [../src/hls/cnn.cpp:182]   --->   Operation 649 'load' 'layer_12_weights_load_3' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 117 <SV = 41> <Delay = 6.02>
ST_117 : Operation 650 [1/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:182]   --->   Operation 650 'fmul' 'mul7_i' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 651 [2/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:182]   --->   Operation 651 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 652 [3/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:182]   --->   Operation 652 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 653 [1/2] (1.35ns)   --->   "%layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3" [../src/hls/cnn.cpp:182]   --->   Operation 653 'load' 'layer_12_weights_load_3' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_117 : Operation 654 [4/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:182]   --->   Operation 654 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 655 [1/1] (0.00ns)   --->   "%or_ln182_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %i_8" [../src/hls/cnn.cpp:182]   --->   Operation 655 'bitconcatenate' 'or_ln182_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_117 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln182_3 = zext i5 %or_ln182_1" [../src/hls/cnn.cpp:182]   --->   Operation 656 'zext' 'zext_ln182_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_117 : Operation 657 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_4 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_3" [../src/hls/cnn.cpp:182]   --->   Operation 657 'getelementptr' 'layer_12_weights_addr_4' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_117 : Operation 658 [2/2] (1.35ns)   --->   "%layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4" [../src/hls/cnn.cpp:182]   --->   Operation 658 'load' 'layer_12_weights_load_4' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 118 <SV = 42> <Delay = 6.62>
ST_118 : Operation 659 [1/1] (0.00ns)   --->   "%layer_12_output_3_load = load i32 %layer_12_output_3" [../src/hls/cnn.cpp:182]   --->   Operation 659 'load' 'layer_12_output_3_load' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_118 : Operation 660 [1/1] (0.00ns)   --->   "%layer_12_output_3_1_load = load i32 %layer_12_output_3_1" [../src/hls/cnn.cpp:182]   --->   Operation 660 'load' 'layer_12_output_3_1_load' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_118 : Operation 661 [1/1] (0.00ns)   --->   "%layer_12_output_3_3_load = load i32 %layer_12_output_3_3" [../src/hls/cnn.cpp:182]   --->   Operation 661 'load' 'layer_12_output_3_3_load' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_118 : Operation 662 [1/1] (0.00ns)   --->   "%layer_12_output_3_2_load_1 = load i32 %layer_12_output_3_2" [../src/hls/cnn.cpp:182]   --->   Operation 662 'load' 'layer_12_output_3_2_load_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_118 : Operation 663 [1/1] (0.00ns)   --->   "%i_8_cast17 = zext i3 %i_8" [../src/hls/cnn.cpp:178]   --->   Operation 663 'zext' 'i_8_cast17' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_118 : Operation 664 [1/1] (0.00ns)   --->   "%empty_53 = trunc i3 %i_8" [../src/hls/cnn.cpp:178]   --->   Operation 664 'trunc' 'empty_53' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_118 : Operation 665 [1/1] (0.60ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load, i32 %layer_12_output_3_1_load, i32 %layer_12_output_3_3_load, i32 %layer_12_output_3_2_load_1, i2 %empty_53" [../src/hls/cnn.cpp:182]   --->   Operation 665 'mux' 'tmp_42' <Predicate = (!icmp_ln178)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 666 [5/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp_42, i32 %mul7_i" [../src/hls/cnn.cpp:182]   --->   Operation 666 'fadd' 'add10_i' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 667 [1/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:182]   --->   Operation 667 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 668 [2/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:182]   --->   Operation 668 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 669 [3/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:182]   --->   Operation 669 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 670 [1/2] (1.35ns)   --->   "%layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4" [../src/hls/cnn.cpp:182]   --->   Operation 670 'load' 'layer_12_weights_load_4' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_118 : Operation 671 [4/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:182]   --->   Operation 671 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 672 [1/1] (0.87ns)   --->   "%add_ln182 = add i5 %i_8_cast17, i5 20" [../src/hls/cnn.cpp:182]   --->   Operation 672 'add' 'add_ln182' <Predicate = (!icmp_ln178)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln182_4 = zext i5 %add_ln182" [../src/hls/cnn.cpp:182]   --->   Operation 673 'zext' 'zext_ln182_4' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_118 : Operation 674 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_5 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_4" [../src/hls/cnn.cpp:182]   --->   Operation 674 'getelementptr' 'layer_12_weights_addr_5' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_118 : Operation 675 [2/2] (1.35ns)   --->   "%layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5" [../src/hls/cnn.cpp:182]   --->   Operation 675 'load' 'layer_12_weights_load_5' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_118 : Operation 676 [1/1] (0.88ns)   --->   "%switch_ln185 = switch i2 %empty_53, void %branch3, i2 0, void %.split4..split422665_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [../src/hls/cnn.cpp:185]   --->   Operation 676 'switch' 'switch_ln185' <Predicate = (!icmp_ln178)> <Delay = 0.88>

State 119 <SV = 43> <Delay = 6.02>
ST_119 : Operation 677 [4/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp_42, i32 %mul7_i" [../src/hls/cnn.cpp:182]   --->   Operation 677 'fadd' 'add10_i' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 678 [1/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:182]   --->   Operation 678 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 679 [2/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:182]   --->   Operation 679 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 680 [3/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:182]   --->   Operation 680 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 681 [1/2] (1.35ns)   --->   "%layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5" [../src/hls/cnn.cpp:182]   --->   Operation 681 'load' 'layer_12_weights_load_5' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_119 : Operation 682 [4/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:182]   --->   Operation 682 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln182_1 = sext i4 %or_ln" [../src/hls/cnn.cpp:182]   --->   Operation 683 'sext' 'sext_ln182_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_119 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln182_5 = zext i5 %sext_ln182_1" [../src/hls/cnn.cpp:182]   --->   Operation 684 'zext' 'zext_ln182_5' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_119 : Operation 685 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_6 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_5" [../src/hls/cnn.cpp:182]   --->   Operation 685 'getelementptr' 'layer_12_weights_addr_6' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_119 : Operation 686 [2/2] (1.35ns)   --->   "%layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6" [../src/hls/cnn.cpp:182]   --->   Operation 686 'load' 'layer_12_weights_load_6' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 120 <SV = 44> <Delay = 6.02>
ST_120 : Operation 687 [3/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp_42, i32 %mul7_i" [../src/hls/cnn.cpp:182]   --->   Operation 687 'fadd' 'add10_i' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 688 [1/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:182]   --->   Operation 688 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 689 [2/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:182]   --->   Operation 689 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 690 [3/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:182]   --->   Operation 690 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 691 [1/2] (1.35ns)   --->   "%layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6" [../src/hls/cnn.cpp:182]   --->   Operation 691 'load' 'layer_12_weights_load_6' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_120 : Operation 692 [4/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:182]   --->   Operation 692 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln182_2 = sext i3 %xor_ln182" [../src/hls/cnn.cpp:182]   --->   Operation 693 'sext' 'sext_ln182_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_120 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln182_6 = zext i5 %sext_ln182_2" [../src/hls/cnn.cpp:182]   --->   Operation 694 'zext' 'zext_ln182_6' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_120 : Operation 695 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_7 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_6" [../src/hls/cnn.cpp:182]   --->   Operation 695 'getelementptr' 'layer_12_weights_addr_7' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_120 : Operation 696 [2/2] (1.35ns)   --->   "%layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7" [../src/hls/cnn.cpp:182]   --->   Operation 696 'load' 'layer_12_weights_load_7' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 121 <SV = 45> <Delay = 6.02>
ST_121 : Operation 697 [2/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp_42, i32 %mul7_i" [../src/hls/cnn.cpp:182]   --->   Operation 697 'fadd' 'add10_i' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 698 [1/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:182]   --->   Operation 698 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 699 [2/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:182]   --->   Operation 699 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 700 [3/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:182]   --->   Operation 700 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 701 [1/2] (1.35ns)   --->   "%layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7" [../src/hls/cnn.cpp:182]   --->   Operation 701 'load' 'layer_12_weights_load_7' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_121 : Operation 702 [4/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:182]   --->   Operation 702 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 703 [1/1] (0.00ns)   --->   "%or_ln182_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 4, i3 %i_8" [../src/hls/cnn.cpp:182]   --->   Operation 703 'bitconcatenate' 'or_ln182_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_121 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln182_7 = zext i6 %or_ln182_3" [../src/hls/cnn.cpp:182]   --->   Operation 704 'zext' 'zext_ln182_7' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_121 : Operation 705 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_8 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_7" [../src/hls/cnn.cpp:182]   --->   Operation 705 'getelementptr' 'layer_12_weights_addr_8' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_121 : Operation 706 [2/2] (1.35ns)   --->   "%layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8" [../src/hls/cnn.cpp:182]   --->   Operation 706 'load' 'layer_12_weights_load_8' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 122 <SV = 46> <Delay = 6.02>
ST_122 : Operation 707 [1/1] (0.00ns)   --->   "%i_8_cast4 = zext i3 %i_8" [../src/hls/cnn.cpp:178]   --->   Operation 707 'zext' 'i_8_cast4' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_122 : Operation 708 [1/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp_42, i32 %mul7_i" [../src/hls/cnn.cpp:182]   --->   Operation 708 'fadd' 'add10_i' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 709 [1/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:182]   --->   Operation 709 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 710 [2/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:182]   --->   Operation 710 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 711 [3/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:182]   --->   Operation 711 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 712 [1/2] (1.35ns)   --->   "%layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8" [../src/hls/cnn.cpp:182]   --->   Operation 712 'load' 'layer_12_weights_load_8' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_122 : Operation 713 [4/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:182]   --->   Operation 713 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 714 [1/1] (0.88ns)   --->   "%add_ln182_1 = add i6 %i_8_cast4, i6 36" [../src/hls/cnn.cpp:182]   --->   Operation 714 'add' 'add_ln182_1' <Predicate = (!icmp_ln178)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln182_8 = zext i6 %add_ln182_1" [../src/hls/cnn.cpp:182]   --->   Operation 715 'zext' 'zext_ln182_8' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_122 : Operation 716 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_9 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_8" [../src/hls/cnn.cpp:182]   --->   Operation 716 'getelementptr' 'layer_12_weights_addr_9' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_122 : Operation 717 [2/2] (1.35ns)   --->   "%layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9" [../src/hls/cnn.cpp:182]   --->   Operation 717 'load' 'layer_12_weights_load_9' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 123 <SV = 47> <Delay = 6.02>
ST_123 : Operation 718 [1/1] (0.74ns)   --->   "%add_ln178 = add i3 %i_8, i3 1" [../src/hls/cnn.cpp:178]   --->   Operation 718 'add' 'add_ln178' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 719 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 719 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 720 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 720 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 721 [5/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:182]   --->   Operation 721 'fadd' 'add10_i_1' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 722 [1/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:182]   --->   Operation 722 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 723 [2/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:182]   --->   Operation 723 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 724 [3/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:182]   --->   Operation 724 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 725 [1/2] (1.35ns)   --->   "%layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9" [../src/hls/cnn.cpp:182]   --->   Operation 725 'load' 'layer_12_weights_load_9' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_123 : Operation 726 [4/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:182]   --->   Operation 726 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 727 [1/1] (0.00ns)   --->   "%or_ln182_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i_8" [../src/hls/cnn.cpp:182]   --->   Operation 727 'bitconcatenate' 'or_ln182_4' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_123 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln182_9 = zext i6 %or_ln182_4" [../src/hls/cnn.cpp:182]   --->   Operation 728 'zext' 'zext_ln182_9' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_123 : Operation 729 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_10 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_9" [../src/hls/cnn.cpp:182]   --->   Operation 729 'getelementptr' 'layer_12_weights_addr_10' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_123 : Operation 730 [2/2] (1.35ns)   --->   "%layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10" [../src/hls/cnn.cpp:182]   --->   Operation 730 'load' 'layer_12_weights_load_10' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 124 <SV = 48> <Delay = 6.02>
ST_124 : Operation 731 [4/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:182]   --->   Operation 731 'fadd' 'add10_i_1' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 732 [1/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:182]   --->   Operation 732 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 733 [2/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:182]   --->   Operation 733 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 734 [3/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:182]   --->   Operation 734 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 735 [1/2] (1.35ns)   --->   "%layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10" [../src/hls/cnn.cpp:182]   --->   Operation 735 'load' 'layer_12_weights_load_10' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_124 : Operation 736 [4/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:182]   --->   Operation 736 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 737 [1/1] (0.88ns)   --->   "%add_ln182_2 = add i6 %i_8_cast4, i6 44" [../src/hls/cnn.cpp:182]   --->   Operation 737 'add' 'add_ln182_2' <Predicate = (!icmp_ln178)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln182_10 = zext i6 %add_ln182_2" [../src/hls/cnn.cpp:182]   --->   Operation 738 'zext' 'zext_ln182_10' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_124 : Operation 739 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_11 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_10" [../src/hls/cnn.cpp:182]   --->   Operation 739 'getelementptr' 'layer_12_weights_addr_11' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_124 : Operation 740 [2/2] (1.35ns)   --->   "%layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11" [../src/hls/cnn.cpp:182]   --->   Operation 740 'load' 'layer_12_weights_load_11' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 125 <SV = 49> <Delay = 6.02>
ST_125 : Operation 741 [3/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:182]   --->   Operation 741 'fadd' 'add10_i_1' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 742 [1/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:182]   --->   Operation 742 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 743 [2/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:182]   --->   Operation 743 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 744 [3/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:182]   --->   Operation 744 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 745 [1/2] (1.35ns)   --->   "%layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11" [../src/hls/cnn.cpp:182]   --->   Operation 745 'load' 'layer_12_weights_load_11' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_125 : Operation 746 [4/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:182]   --->   Operation 746 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln182_3 = sext i5 %or_ln182_1" [../src/hls/cnn.cpp:182]   --->   Operation 747 'sext' 'sext_ln182_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_125 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln182_11 = zext i6 %sext_ln182_3" [../src/hls/cnn.cpp:182]   --->   Operation 748 'zext' 'zext_ln182_11' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_125 : Operation 749 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_12 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_11" [../src/hls/cnn.cpp:182]   --->   Operation 749 'getelementptr' 'layer_12_weights_addr_12' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_125 : Operation 750 [2/2] (1.35ns)   --->   "%layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12" [../src/hls/cnn.cpp:182]   --->   Operation 750 'load' 'layer_12_weights_load_12' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 126 <SV = 50> <Delay = 6.02>
ST_126 : Operation 751 [2/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:182]   --->   Operation 751 'fadd' 'add10_i_1' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 752 [1/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:182]   --->   Operation 752 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 753 [2/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:182]   --->   Operation 753 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 754 [3/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:182]   --->   Operation 754 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 755 [1/2] (1.35ns)   --->   "%layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12" [../src/hls/cnn.cpp:182]   --->   Operation 755 'load' 'layer_12_weights_load_12' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_126 : Operation 756 [4/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:182]   --->   Operation 756 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln182_4 = sext i5 %add_ln182" [../src/hls/cnn.cpp:182]   --->   Operation 757 'sext' 'sext_ln182_4' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_126 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln182_12 = zext i6 %sext_ln182_4" [../src/hls/cnn.cpp:182]   --->   Operation 758 'zext' 'zext_ln182_12' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_126 : Operation 759 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_13 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_12" [../src/hls/cnn.cpp:182]   --->   Operation 759 'getelementptr' 'layer_12_weights_addr_13' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_126 : Operation 760 [2/2] (1.35ns)   --->   "%layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13" [../src/hls/cnn.cpp:182]   --->   Operation 760 'load' 'layer_12_weights_load_13' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 127 <SV = 51> <Delay = 6.02>
ST_127 : Operation 761 [1/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:182]   --->   Operation 761 'fadd' 'add10_i_1' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 762 [1/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:182]   --->   Operation 762 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 763 [2/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:182]   --->   Operation 763 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 764 [3/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:182]   --->   Operation 764 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 765 [1/2] (1.35ns)   --->   "%layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13" [../src/hls/cnn.cpp:182]   --->   Operation 765 'load' 'layer_12_weights_load_13' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_127 : Operation 766 [4/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:182]   --->   Operation 766 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln182_5 = sext i4 %or_ln" [../src/hls/cnn.cpp:182]   --->   Operation 767 'sext' 'sext_ln182_5' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_127 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln182_13 = zext i6 %sext_ln182_5" [../src/hls/cnn.cpp:182]   --->   Operation 768 'zext' 'zext_ln182_13' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_127 : Operation 769 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_14 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_13" [../src/hls/cnn.cpp:182]   --->   Operation 769 'getelementptr' 'layer_12_weights_addr_14' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_127 : Operation 770 [2/2] (1.35ns)   --->   "%layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14" [../src/hls/cnn.cpp:182]   --->   Operation 770 'load' 'layer_12_weights_load_14' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 128 <SV = 52> <Delay = 6.02>
ST_128 : Operation 771 [5/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:182]   --->   Operation 771 'fadd' 'add10_i_2' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 772 [1/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:182]   --->   Operation 772 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 773 [2/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:182]   --->   Operation 773 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 774 [3/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:182]   --->   Operation 774 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 775 [1/2] (1.35ns)   --->   "%layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14" [../src/hls/cnn.cpp:182]   --->   Operation 775 'load' 'layer_12_weights_load_14' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_128 : Operation 776 [4/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:182]   --->   Operation 776 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln182_6 = sext i3 %xor_ln182" [../src/hls/cnn.cpp:182]   --->   Operation 777 'sext' 'sext_ln182_6' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_128 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln182_14 = zext i6 %sext_ln182_6" [../src/hls/cnn.cpp:182]   --->   Operation 778 'zext' 'zext_ln182_14' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_128 : Operation 779 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_15 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln182_14" [../src/hls/cnn.cpp:182]   --->   Operation 779 'getelementptr' 'layer_12_weights_addr_15' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_128 : Operation 780 [2/2] (1.35ns)   --->   "%layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15" [../src/hls/cnn.cpp:182]   --->   Operation 780 'load' 'layer_12_weights_load_15' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 129 <SV = 53> <Delay = 6.02>
ST_129 : Operation 781 [4/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:182]   --->   Operation 781 'fadd' 'add10_i_2' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 782 [1/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:182]   --->   Operation 782 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 783 [2/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:182]   --->   Operation 783 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 784 [3/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:182]   --->   Operation 784 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 785 [1/2] (1.35ns)   --->   "%layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15" [../src/hls/cnn.cpp:182]   --->   Operation 785 'load' 'layer_12_weights_load_15' <Predicate = (!icmp_ln178)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_129 : Operation 786 [4/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:182]   --->   Operation 786 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 54> <Delay = 6.01>
ST_130 : Operation 787 [3/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:182]   --->   Operation 787 'fadd' 'add10_i_2' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 788 [1/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:182]   --->   Operation 788 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 789 [2/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:182]   --->   Operation 789 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 790 [3/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:182]   --->   Operation 790 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 55> <Delay = 6.01>
ST_131 : Operation 791 [2/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:182]   --->   Operation 791 'fadd' 'add10_i_2' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 792 [1/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:182]   --->   Operation 792 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 793 [2/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:182]   --->   Operation 793 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 56> <Delay = 6.01>
ST_132 : Operation 794 [1/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:182]   --->   Operation 794 'fadd' 'add10_i_2' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 795 [1/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:182]   --->   Operation 795 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln178)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 57> <Delay = 6.01>
ST_133 : Operation 796 [5/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:182]   --->   Operation 796 'fadd' 'add10_i_3' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 58> <Delay = 6.01>
ST_134 : Operation 797 [4/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:182]   --->   Operation 797 'fadd' 'add10_i_3' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 59> <Delay = 6.01>
ST_135 : Operation 798 [3/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:182]   --->   Operation 798 'fadd' 'add10_i_3' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 60> <Delay = 6.01>
ST_136 : Operation 799 [2/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:182]   --->   Operation 799 'fadd' 'add10_i_3' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 61> <Delay = 6.01>
ST_137 : Operation 800 [1/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:182]   --->   Operation 800 'fadd' 'add10_i_3' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 62> <Delay = 6.01>
ST_138 : Operation 801 [5/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:182]   --->   Operation 801 'fadd' 'add10_i_4' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 63> <Delay = 6.01>
ST_139 : Operation 802 [4/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:182]   --->   Operation 802 'fadd' 'add10_i_4' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 64> <Delay = 6.01>
ST_140 : Operation 803 [3/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:182]   --->   Operation 803 'fadd' 'add10_i_4' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 65> <Delay = 6.01>
ST_141 : Operation 804 [2/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:182]   --->   Operation 804 'fadd' 'add10_i_4' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 66> <Delay = 6.01>
ST_142 : Operation 805 [1/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:182]   --->   Operation 805 'fadd' 'add10_i_4' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 67> <Delay = 6.01>
ST_143 : Operation 806 [5/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:182]   --->   Operation 806 'fadd' 'add10_i_5' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 68> <Delay = 6.01>
ST_144 : Operation 807 [4/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:182]   --->   Operation 807 'fadd' 'add10_i_5' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 69> <Delay = 6.01>
ST_145 : Operation 808 [3/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:182]   --->   Operation 808 'fadd' 'add10_i_5' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 70> <Delay = 6.01>
ST_146 : Operation 809 [2/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:182]   --->   Operation 809 'fadd' 'add10_i_5' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 71> <Delay = 6.01>
ST_147 : Operation 810 [1/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:182]   --->   Operation 810 'fadd' 'add10_i_5' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 72> <Delay = 6.01>
ST_148 : Operation 811 [5/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:182]   --->   Operation 811 'fadd' 'add10_i_6' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 73> <Delay = 6.01>
ST_149 : Operation 812 [4/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:182]   --->   Operation 812 'fadd' 'add10_i_6' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 74> <Delay = 6.01>
ST_150 : Operation 813 [3/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:182]   --->   Operation 813 'fadd' 'add10_i_6' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 75> <Delay = 6.01>
ST_151 : Operation 814 [2/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:182]   --->   Operation 814 'fadd' 'add10_i_6' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 76> <Delay = 6.01>
ST_152 : Operation 815 [1/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:182]   --->   Operation 815 'fadd' 'add10_i_6' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 77> <Delay = 6.01>
ST_153 : Operation 816 [5/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:182]   --->   Operation 816 'fadd' 'add10_i_7' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 78> <Delay = 6.01>
ST_154 : Operation 817 [4/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:182]   --->   Operation 817 'fadd' 'add10_i_7' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 79> <Delay = 6.01>
ST_155 : Operation 818 [3/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:182]   --->   Operation 818 'fadd' 'add10_i_7' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 80> <Delay = 6.01>
ST_156 : Operation 819 [2/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:182]   --->   Operation 819 'fadd' 'add10_i_7' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 81> <Delay = 6.01>
ST_157 : Operation 820 [1/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:182]   --->   Operation 820 'fadd' 'add10_i_7' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 82> <Delay = 6.01>
ST_158 : Operation 821 [5/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:182]   --->   Operation 821 'fadd' 'add10_i_8' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 83> <Delay = 6.01>
ST_159 : Operation 822 [4/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:182]   --->   Operation 822 'fadd' 'add10_i_8' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 84> <Delay = 6.01>
ST_160 : Operation 823 [3/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:182]   --->   Operation 823 'fadd' 'add10_i_8' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 85> <Delay = 6.01>
ST_161 : Operation 824 [2/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:182]   --->   Operation 824 'fadd' 'add10_i_8' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 86> <Delay = 6.01>
ST_162 : Operation 825 [1/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:182]   --->   Operation 825 'fadd' 'add10_i_8' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 87> <Delay = 6.01>
ST_163 : Operation 826 [5/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:182]   --->   Operation 826 'fadd' 'add10_i_9' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 88> <Delay = 6.01>
ST_164 : Operation 827 [4/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:182]   --->   Operation 827 'fadd' 'add10_i_9' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 89> <Delay = 6.01>
ST_165 : Operation 828 [3/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:182]   --->   Operation 828 'fadd' 'add10_i_9' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 90> <Delay = 6.01>
ST_166 : Operation 829 [2/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:182]   --->   Operation 829 'fadd' 'add10_i_9' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 91> <Delay = 6.01>
ST_167 : Operation 830 [1/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:182]   --->   Operation 830 'fadd' 'add10_i_9' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 92> <Delay = 6.01>
ST_168 : Operation 831 [5/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:182]   --->   Operation 831 'fadd' 'add10_i_s' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 93> <Delay = 6.01>
ST_169 : Operation 832 [4/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:182]   --->   Operation 832 'fadd' 'add10_i_s' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 94> <Delay = 6.01>
ST_170 : Operation 833 [3/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:182]   --->   Operation 833 'fadd' 'add10_i_s' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 95> <Delay = 6.01>
ST_171 : Operation 834 [2/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:182]   --->   Operation 834 'fadd' 'add10_i_s' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 96> <Delay = 6.01>
ST_172 : Operation 835 [1/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:182]   --->   Operation 835 'fadd' 'add10_i_s' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 97> <Delay = 6.01>
ST_173 : Operation 836 [5/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:182]   --->   Operation 836 'fadd' 'add10_i_10' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 98> <Delay = 6.01>
ST_174 : Operation 837 [4/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:182]   --->   Operation 837 'fadd' 'add10_i_10' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 99> <Delay = 6.01>
ST_175 : Operation 838 [3/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:182]   --->   Operation 838 'fadd' 'add10_i_10' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 100> <Delay = 6.01>
ST_176 : Operation 839 [2/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:182]   --->   Operation 839 'fadd' 'add10_i_10' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 101> <Delay = 6.01>
ST_177 : Operation 840 [1/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:182]   --->   Operation 840 'fadd' 'add10_i_10' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 102> <Delay = 6.01>
ST_178 : Operation 841 [5/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:182]   --->   Operation 841 'fadd' 'add10_i_11' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 103> <Delay = 6.01>
ST_179 : Operation 842 [4/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:182]   --->   Operation 842 'fadd' 'add10_i_11' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 104> <Delay = 6.01>
ST_180 : Operation 843 [3/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:182]   --->   Operation 843 'fadd' 'add10_i_11' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 105> <Delay = 6.01>
ST_181 : Operation 844 [2/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:182]   --->   Operation 844 'fadd' 'add10_i_11' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 106> <Delay = 6.01>
ST_182 : Operation 845 [1/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:182]   --->   Operation 845 'fadd' 'add10_i_11' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 107> <Delay = 6.01>
ST_183 : Operation 846 [5/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:182]   --->   Operation 846 'fadd' 'add10_i_12' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 108> <Delay = 6.01>
ST_184 : Operation 847 [4/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:182]   --->   Operation 847 'fadd' 'add10_i_12' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 109> <Delay = 6.01>
ST_185 : Operation 848 [3/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:182]   --->   Operation 848 'fadd' 'add10_i_12' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 110> <Delay = 6.01>
ST_186 : Operation 849 [2/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:182]   --->   Operation 849 'fadd' 'add10_i_12' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 111> <Delay = 6.01>
ST_187 : Operation 850 [1/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:182]   --->   Operation 850 'fadd' 'add10_i_12' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 112> <Delay = 6.01>
ST_188 : Operation 851 [5/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:182]   --->   Operation 851 'fadd' 'add10_i_13' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 113> <Delay = 6.01>
ST_189 : Operation 852 [4/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:182]   --->   Operation 852 'fadd' 'add10_i_13' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 114> <Delay = 6.01>
ST_190 : Operation 853 [3/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:182]   --->   Operation 853 'fadd' 'add10_i_13' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 115> <Delay = 6.01>
ST_191 : Operation 854 [2/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:182]   --->   Operation 854 'fadd' 'add10_i_13' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 116> <Delay = 6.01>
ST_192 : Operation 855 [1/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:182]   --->   Operation 855 'fadd' 'add10_i_13' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 117> <Delay = 6.01>
ST_193 : Operation 856 [5/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:182]   --->   Operation 856 'fadd' 'add10_i_14' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 118> <Delay = 6.01>
ST_194 : Operation 857 [4/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:182]   --->   Operation 857 'fadd' 'add10_i_14' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 119> <Delay = 6.01>
ST_195 : Operation 858 [3/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:182]   --->   Operation 858 'fadd' 'add10_i_14' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 120> <Delay = 6.01>
ST_196 : Operation 859 [2/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:182]   --->   Operation 859 'fadd' 'add10_i_14' <Predicate = (!icmp_ln178)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 121> <Delay = 6.01>
ST_197 : Operation 860 [1/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:182]   --->   Operation 860 'fadd' 'add10_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 122> <Delay = 6.62>
ST_198 : Operation 861 [1/1] (0.60ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0359252, i32 0.10518, i32 -0.0214452, i32 -0.0500885, i2 %empty_53" [../src/hls/cnn.cpp:185]   --->   Operation 861 'mux' 'tmp_43' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 862 [5/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_43" [../src/hls/cnn.cpp:185]   --->   Operation 862 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 123> <Delay = 6.01>
ST_199 : Operation 863 [4/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_43" [../src/hls/cnn.cpp:185]   --->   Operation 863 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 124> <Delay = 6.01>
ST_200 : Operation 864 [3/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_43" [../src/hls/cnn.cpp:185]   --->   Operation 864 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 125> <Delay = 6.01>
ST_201 : Operation 865 [2/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_43" [../src/hls/cnn.cpp:185]   --->   Operation 865 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 126> <Delay = 6.50>
ST_202 : Operation 866 [1/1] (0.00ns)   --->   "%specloopname_ln178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:178]   --->   Operation 866 'specloopname' 'specloopname_ln178' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 867 [1/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_43" [../src/hls/cnn.cpp:185]   --->   Operation 867 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 868 [1/1] (0.48ns)   --->   "%store_ln185 = store i32 %layer_12_output_0, i32 %layer_12_output_3_3" [../src/hls/cnn.cpp:185]   --->   Operation 868 'store' 'store_ln185' <Predicate = (empty_53 == 2)> <Delay = 0.48>
ST_202 : Operation 869 [1/1] (0.00ns)   --->   "%br_ln185 = br void %.split422665" [../src/hls/cnn.cpp:185]   --->   Operation 869 'br' 'br_ln185' <Predicate = (empty_53 == 2)> <Delay = 0.00>
ST_202 : Operation 870 [1/1] (0.48ns)   --->   "%store_ln185 = store i32 %layer_12_output_0, i32 %layer_12_output_3_1" [../src/hls/cnn.cpp:185]   --->   Operation 870 'store' 'store_ln185' <Predicate = (empty_53 == 1)> <Delay = 0.48>
ST_202 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln185 = br void %.split422665" [../src/hls/cnn.cpp:185]   --->   Operation 871 'br' 'br_ln185' <Predicate = (empty_53 == 1)> <Delay = 0.00>
ST_202 : Operation 872 [1/1] (0.48ns)   --->   "%store_ln185 = store i32 %layer_12_output_0, i32 %layer_12_output_3" [../src/hls/cnn.cpp:185]   --->   Operation 872 'store' 'store_ln185' <Predicate = (empty_53 == 0)> <Delay = 0.48>
ST_202 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln185 = br void %.split422665" [../src/hls/cnn.cpp:185]   --->   Operation 873 'br' 'br_ln185' <Predicate = (empty_53 == 0)> <Delay = 0.00>
ST_202 : Operation 874 [1/1] (0.48ns)   --->   "%store_ln185 = store i32 %layer_12_output_0, i32 %layer_12_output_3_2" [../src/hls/cnn.cpp:185]   --->   Operation 874 'store' 'store_ln185' <Predicate = (empty_53 == 3)> <Delay = 0.48>
ST_202 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln185 = br void %.split422665" [../src/hls/cnn.cpp:185]   --->   Operation 875 'br' 'br_ln185' <Predicate = (empty_53 == 3)> <Delay = 0.00>

State 203 <SV = 48> <Delay = 0.48>
ST_203 : Operation 876 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit"   --->   Operation 876 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 204 <SV = 49> <Delay = 0.74>
ST_204 : Operation 877 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %add_ln302, void %.split, i3 0, void %_Z5densePfPKiPKfS3_S_.exit.preheader" [../src/hls/cnn.cpp:302]   --->   Operation 877 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 878 [1/1] (0.74ns)   --->   "%add_ln302 = add i3 %i_9, i3 1" [../src/hls/cnn.cpp:302]   --->   Operation 878 'add' 'add_ln302' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 879 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 879 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 880 [1/1] (0.69ns)   --->   "%icmp_ln302 = icmp_eq  i3 %i_9, i3 4" [../src/hls/cnn.cpp:302]   --->   Operation 880 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 881 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 881 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 882 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln302, void %.split, void" [../src/hls/cnn.cpp:302]   --->   Operation 882 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i3 %i_9" [../src/hls/cnn.cpp:304]   --->   Operation 883 'trunc' 'trunc_ln304' <Predicate = (!icmp_ln302)> <Delay = 0.00>

State 205 <SV = 50> <Delay = 2.35>
ST_205 : Operation 884 [1/1] (0.00ns)   --->   "%layer_12_output_3_load_1 = load i32 %layer_12_output_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 884 'load' 'layer_12_output_3_load_1' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_205 : Operation 885 [1/1] (0.00ns)   --->   "%layer_12_output_3_1_load_1 = load i32 %layer_12_output_3_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 885 'load' 'layer_12_output_3_1_load_1' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_205 : Operation 886 [1/1] (0.00ns)   --->   "%layer_12_output_3_3_load_1 = load i32 %layer_12_output_3_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 886 'load' 'layer_12_output_3_3_load_1' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_205 : Operation 887 [1/1] (0.00ns)   --->   "%layer_12_output_3_2_load = load i32 %layer_12_output_3_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 887 'load' 'layer_12_output_3_2_load' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_205 : Operation 888 [1/1] (0.00ns)   --->   "%specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn.cpp:302]   --->   Operation 888 'specloopname' 'specloopname_ln302' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_205 : Operation 889 [1/1] (0.60ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load_1, i32 %layer_12_output_3_1_load_1, i32 %layer_12_output_3_3_load_1, i32 %layer_12_output_3_2_load, i2 %trunc_ln304" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 889 'mux' 'tmp_44' <Predicate = (!icmp_ln302)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 890 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %tmp_44" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 890 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_205 : Operation 891 [1/1] (1.75ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %infer_output_V, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 891 'write' 'write_ln174' <Predicate = (!icmp_ln302)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_205 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit"   --->   Operation 892 'br' 'br_ln0' <Predicate = (!icmp_ln302)> <Delay = 0.00>

State 206 <SV = 50> <Delay = 0.00>
ST_206 : Operation 893 [1/1] (0.00ns)   --->   "%ret_ln307 = ret" [../src/hls/cnn.cpp:307]   --->   Operation 893 'ret' 'ret_ln307' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:197) with incoming values : ('add_ln197', ../src/hls/cnn.cpp:197) [46]  (0.489 ns)

 <State 2>: 0.934ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:197) with incoming values : ('add_ln197', ../src/hls/cnn.cpp:197) [46]  (0 ns)
	'add' operation ('add_ln197', ../src/hls/cnn.cpp:197) [47]  (0.934 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	fifo read on port 'infer_input_V' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [55]  (1.75 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:200) [56]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:200) [56]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:200) [56]  (6.67 ns)

 <State 7>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:200) [56]  (6.67 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('image_input_addr', ../src/hls/cnn.cpp:200) [57]  (0 ns)
	'store' operation ('store_ln200', ../src/hls/cnn.cpp:200) of variable 'conv', ../src/hls/cnn.cpp:200 on array 'image_input', ../src/hls/cnn.cpp:195 [58]  (1.35 ns)

 <State 9>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:31) with incoming values : ('add_ln31', ../src/hls/cnn.cpp:31) [63]  (0.489 ns)

 <State 10>: 4.1ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:31) with incoming values : ('select_ln31_2', ../src/hls/cnn.cpp:31) [64]  (0 ns)
	'add' operation ('add_ln31_1', ../src/hls/cnn.cpp:31) [79]  (0.878 ns)
	'sub' operation ('p_mid1', ../src/hls/cnn.cpp:31) [83]  (0.934 ns)
	'select' operation ('select_ln31_1', ../src/hls/cnn.cpp:31) [84]  (0 ns)
	'add' operation ('empty_41', ../src/hls/cnn.cpp:31) [89]  (0.934 ns)
	'getelementptr' operation ('image_input_addr_1', ../src/hls/cnn.cpp:37) [91]  (0 ns)
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:195 [92]  (1.35 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:195 [92]  (1.35 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 16>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 17>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 18>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 19>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 20>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 21>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln37', ../src/hls/cnn.cpp:37) of variable 'conv12_i', ../src/hls/cnn.cpp:37 on array 'image_input', ../src/hls/cnn.cpp:195 [94]  (1.35 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22', ../src/hls/cnn.cpp:22) [112]  (0.489 ns)

 <State 37>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22', ../src/hls/cnn.cpp:22) [112]  (0 ns)
	'getelementptr' operation ('layer_9_output_addr', ../src/hls/cnn.cpp:24) [121]  (0 ns)
	'store' operation ('store_ln24', ../src/hls/cnn.cpp:24) of constant 0 on array 'input', ../src/hls/cnn.cpp:265 [122]  (1.35 ns)
	blocking operation 0.863 ns on control path)

 <State 38>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268) with incoming values : ('add_ln157', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268) [127]  (0.489 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268) with incoming values : ('add_ln157', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268) [127]  (0 ns)
	'getelementptr' operation ('input', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:268) [136]  (0 ns)
	'load' operation ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) on array 'input', ../src/hls/cnn.cpp:265 [137]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) on array 'input', ../src/hls/cnn.cpp:265 [137]  (1.35 ns)

 <State 41>: 2.3ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268) with incoming values : ('add_ln159', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:268) [142]  (0 ns)
	'add' operation ('add_ln161', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [156]  (0.948 ns)
	'getelementptr' operation ('layer_9_weights_addr', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [158]  (0 ns)
	'load' operation ('layer_9_weights_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) on array 'layer_9_weights' [159]  (1.35 ns)

 <State 42>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_7_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) on array 'input', ../src/hls/cnn.cpp:254 [153]  (1.35 ns)
	'fmul' operation ('mul7_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [160]  (4.67 ns)

 <State 43>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [160]  (4.67 ns)

 <State 44>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [160]  (4.67 ns)

 <State 45>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [160]  (4.67 ns)

 <State 46>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)

 <State 47>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)

 <State 48>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)

 <State 49>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)

 <State 50>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:268) [161]  (6.02 ns)

 <State 51>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268) [165]  (6.02 ns)

 <State 52>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268) [165]  (6.02 ns)

 <State 53>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268) [165]  (6.02 ns)

 <State 54>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268) [165]  (6.02 ns)

 <State 55>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:268) [165]  (6.02 ns)

 <State 56>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:49) [172]  (3.35 ns)

 <State 57>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:49) [172]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [173]  (0 ns)
	'select' operation ('select_ln49', ../src/hls/cnn.cpp:49) [174]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49', ../src/hls/cnn.cpp:49 on array 'input', ../src/hls/cnn.cpp:265 [175]  (1.35 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 2.22ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_1', ../src/hls/cnn.cpp:22) [184]  (0 ns)
	'getelementptr' operation ('layer_10_output_addr', ../src/hls/cnn.cpp:24) [193]  (0 ns)
	'store' operation ('store_ln24', ../src/hls/cnn.cpp:24) of constant 0 on array 'input', ../src/hls/cnn.cpp:274 [194]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 60>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277) with incoming values : ('add_ln157_1', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277) [199]  (0.489 ns)

 <State 61>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277) with incoming values : ('add_ln157_1', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277) [199]  (0 ns)
	'getelementptr' operation ('input', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:277) [208]  (0 ns)
	'load' operation ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) on array 'input', ../src/hls/cnn.cpp:274 [209]  (1.35 ns)

 <State 62>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) on array 'input', ../src/hls/cnn.cpp:274 [209]  (1.35 ns)

 <State 63>: 2.3ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277) with incoming values : ('add_ln159_1', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:277) [214]  (0 ns)
	'add' operation ('add_ln161_1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [228]  (0.948 ns)
	'getelementptr' operation ('layer_10_weights_addr', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [230]  (0 ns)
	'load' operation ('layer_10_weights_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) on array 'layer_10_weights' [231]  (1.35 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_9_output_load_1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) on array 'input', ../src/hls/cnn.cpp:265 [225]  (1.35 ns)
	'fmul' operation ('mul7_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [232]  (4.67 ns)

 <State 65>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [232]  (4.67 ns)

 <State 66>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [232]  (4.67 ns)

 <State 67>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [232]  (4.67 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add108_i22678', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)

 <State 69>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)
	'phi' operation ('add108_i22678', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)

 <State 70>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)
	'phi' operation ('add108_i22678', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)

 <State 71>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)
	'phi' operation ('add108_i22678', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)

 <State 72>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)
	'phi' operation ('add108_i22678', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:277) [233]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277) [237]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277) [237]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277) [237]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277) [237]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:277) [237]  (6.02 ns)

 <State 78>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [244]  (3.35 ns)

 <State 79>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [244]  (3.35 ns)
	'and' operation ('and_ln49_1', ../src/hls/cnn.cpp:49) [245]  (0 ns)
	'select' operation ('select_ln49_1', ../src/hls/cnn.cpp:49) [246]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49_1', ../src/hls/cnn.cpp:49 on array 'input', ../src/hls/cnn.cpp:274 [247]  (1.35 ns)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 1.67ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_2', ../src/hls/cnn.cpp:22) [256]  (0 ns)
	'add' operation ('add_ln22_2', ../src/hls/cnn.cpp:22) [257]  (0.878 ns)
	blocking operation 0.789 ns on control path)

 <State 82>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287) with incoming values : ('add_ln157_2', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287) [271]  (0.489 ns)

 <State 83>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287) with incoming values : ('add_ln157_2', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287) [271]  (0 ns)
	'add' operation ('add_ln157_2', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:287) [272]  (0.878 ns)

 <State 84>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_16', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) on array 'output', ../src/hls/cnn.cpp:284 [281]  (0.79 ns)

 <State 85>: 2.27ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287) with incoming values : ('add_ln159_2', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:287) [286]  (0 ns)
	'add' operation ('add_ln161_2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [300]  (0.921 ns)
	'getelementptr' operation ('layer_11_weights_addr', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [302]  (0 ns)
	'load' operation ('layer_11_weights_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) on array 'layer_11_weights' [303]  (1.35 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_10_output_load_1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) on array 'input', ../src/hls/cnn.cpp:274 [297]  (1.35 ns)
	'fmul' operation ('mul7_i3', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [304]  (4.67 ns)

 <State 87>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i3', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [304]  (4.67 ns)

 <State 88>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i3', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [304]  (4.67 ns)

 <State 89>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i3', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [304]  (4.67 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add108_i22699', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) with incoming values : ('layer_11_output_load_16', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)

 <State 91>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)
	'phi' operation ('add108_i22699', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) with incoming values : ('layer_11_output_load_16', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)

 <State 92>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)
	'phi' operation ('add108_i22699', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) with incoming values : ('layer_11_output_load_16', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)

 <State 93>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)
	'phi' operation ('add108_i22699', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) with incoming values : ('layer_11_output_load_16', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)

 <State 94>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)
	'phi' operation ('add108_i22699', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) with incoming values : ('layer_11_output_load_16', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:287) [305]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287) [309]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287) [309]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287) [309]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287) [309]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:287) [309]  (6.02 ns)

 <State 100>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', ../src/hls/cnn.cpp:49) [316]  (3.35 ns)

 <State 101>: 4.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', ../src/hls/cnn.cpp:49) [316]  (3.35 ns)
	'and' operation ('and_ln49_2', ../src/hls/cnn.cpp:49) [317]  (0 ns)
	'select' operation ('select_ln49_2', ../src/hls/cnn.cpp:49) [318]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49_2', ../src/hls/cnn.cpp:49 on array 'output', ../src/hls/cnn.cpp:284 [319]  (0.79 ns)

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_3', ../src/hls/cnn.cpp:22) [332]  (0 ns)
	blocking operation 0.884 ns on control path)

 <State 104>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('layer_11_output_addr_1', ../src/hls/cnn.cpp:182) [365]  (0 ns)
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [366]  (0.79 ns)

 <State 105>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [366]  (0.79 ns)

 <State 106>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_2', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [370]  (0.79 ns)

 <State 107>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_4', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [374]  (0.79 ns)

 <State 108>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_6', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [378]  (0.79 ns)

 <State 109>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_8', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [382]  (0.79 ns)

 <State 110>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_10', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [386]  (0.79 ns)

 <State 111>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_12', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [390]  (0.79 ns)

 <State 112>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_14', ../src/hls/cnn.cpp:182) on array 'output', ../src/hls/cnn.cpp:284 [394]  (0.79 ns)

 <State 113>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:178) with incoming values : ('add_ln178', ../src/hls/cnn.cpp:178) [403]  (0 ns)
	'getelementptr' operation ('layer_12_weights_addr', ../src/hls/cnn.cpp:182) [420]  (0 ns)
	'load' operation ('layer_12_weights_load', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [421]  (1.35 ns)

 <State 114>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [421]  (1.35 ns)
	'fmul' operation ('mul7_i', ../src/hls/cnn.cpp:182) [422]  (4.67 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_1', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [427]  (1.35 ns)
	'fmul' operation ('mul7_i_1', ../src/hls/cnn.cpp:182) [428]  (4.67 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_2', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [433]  (1.35 ns)
	'fmul' operation ('mul7_i_2', ../src/hls/cnn.cpp:182) [434]  (4.67 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_3', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [439]  (1.35 ns)
	'fmul' operation ('mul7_i_3', ../src/hls/cnn.cpp:182) [440]  (4.67 ns)

 <State 118>: 6.62ns
The critical path consists of the following:
	'load' operation ('layer_12_output_3_load', ../src/hls/cnn.cpp:182) on local variable 'layer_12_output[3]' [410]  (0 ns)
	'mux' operation ('tmp_42', ../src/hls/cnn.cpp:182) [419]  (0.605 ns)
	'fadd' operation ('add10_i', ../src/hls/cnn.cpp:182) [423]  (6.02 ns)

 <State 119>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_5', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [451]  (1.35 ns)
	'fmul' operation ('mul7_i_5', ../src/hls/cnn.cpp:182) [452]  (4.67 ns)

 <State 120>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_6', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [457]  (1.35 ns)
	'fmul' operation ('mul7_i_6', ../src/hls/cnn.cpp:182) [458]  (4.67 ns)

 <State 121>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_7', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [463]  (1.35 ns)
	'fmul' operation ('mul7_i_7', ../src/hls/cnn.cpp:182) [464]  (4.67 ns)

 <State 122>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_8', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [469]  (1.35 ns)
	'fmul' operation ('mul7_i_8', ../src/hls/cnn.cpp:182) [470]  (4.67 ns)

 <State 123>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_9', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [475]  (1.35 ns)
	'fmul' operation ('mul7_i_9', ../src/hls/cnn.cpp:182) [476]  (4.67 ns)

 <State 124>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_10', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [481]  (1.35 ns)
	'fmul' operation ('mul7_i_s', ../src/hls/cnn.cpp:182) [482]  (4.67 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_11', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [487]  (1.35 ns)
	'fmul' operation ('mul7_i_10', ../src/hls/cnn.cpp:182) [488]  (4.67 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_12', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [493]  (1.35 ns)
	'fmul' operation ('mul7_i_11', ../src/hls/cnn.cpp:182) [494]  (4.67 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_13', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [499]  (1.35 ns)
	'fmul' operation ('mul7_i_12', ../src/hls/cnn.cpp:182) [500]  (4.67 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_14', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [505]  (1.35 ns)
	'fmul' operation ('mul7_i_13', ../src/hls/cnn.cpp:182) [506]  (4.67 ns)

 <State 129>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_15', ../src/hls/cnn.cpp:182) on array 'layer_12_weights' [511]  (1.35 ns)
	'fmul' operation ('mul7_i_14', ../src/hls/cnn.cpp:182) [512]  (4.67 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:182) [435]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:182) [435]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:182) [435]  (6.02 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:182) [441]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:182) [441]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:182) [441]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:182) [441]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:182) [441]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:182) [447]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:182) [447]  (6.02 ns)

 <State 140>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:182) [447]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:182) [447]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:182) [447]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:182) [453]  (6.02 ns)

 <State 144>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:182) [453]  (6.02 ns)

 <State 145>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:182) [453]  (6.02 ns)

 <State 146>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:182) [453]  (6.02 ns)

 <State 147>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:182) [453]  (6.02 ns)

 <State 148>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:182) [459]  (6.02 ns)

 <State 149>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:182) [459]  (6.02 ns)

 <State 150>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:182) [459]  (6.02 ns)

 <State 151>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:182) [459]  (6.02 ns)

 <State 152>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:182) [459]  (6.02 ns)

 <State 153>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:182) [465]  (6.02 ns)

 <State 154>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:182) [465]  (6.02 ns)

 <State 155>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:182) [465]  (6.02 ns)

 <State 156>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:182) [465]  (6.02 ns)

 <State 157>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:182) [465]  (6.02 ns)

 <State 158>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:182) [471]  (6.02 ns)

 <State 159>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:182) [471]  (6.02 ns)

 <State 160>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:182) [471]  (6.02 ns)

 <State 161>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:182) [471]  (6.02 ns)

 <State 162>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:182) [471]  (6.02 ns)

 <State 163>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:182) [477]  (6.02 ns)

 <State 164>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:182) [477]  (6.02 ns)

 <State 165>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:182) [477]  (6.02 ns)

 <State 166>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:182) [477]  (6.02 ns)

 <State 167>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:182) [477]  (6.02 ns)

 <State 168>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:182) [483]  (6.02 ns)

 <State 169>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:182) [483]  (6.02 ns)

 <State 170>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:182) [483]  (6.02 ns)

 <State 171>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:182) [483]  (6.02 ns)

 <State 172>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:182) [483]  (6.02 ns)

 <State 173>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:182) [489]  (6.02 ns)

 <State 174>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:182) [489]  (6.02 ns)

 <State 175>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:182) [489]  (6.02 ns)

 <State 176>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:182) [489]  (6.02 ns)

 <State 177>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:182) [489]  (6.02 ns)

 <State 178>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:182) [495]  (6.02 ns)

 <State 179>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:182) [495]  (6.02 ns)

 <State 180>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:182) [495]  (6.02 ns)

 <State 181>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:182) [495]  (6.02 ns)

 <State 182>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:182) [495]  (6.02 ns)

 <State 183>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:182) [501]  (6.02 ns)

 <State 184>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:182) [501]  (6.02 ns)

 <State 185>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:182) [501]  (6.02 ns)

 <State 186>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:182) [501]  (6.02 ns)

 <State 187>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:182) [501]  (6.02 ns)

 <State 188>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:182) [507]  (6.02 ns)

 <State 189>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:182) [507]  (6.02 ns)

 <State 190>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:182) [507]  (6.02 ns)

 <State 191>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:182) [507]  (6.02 ns)

 <State 192>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:182) [507]  (6.02 ns)

 <State 193>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:182) [513]  (6.02 ns)

 <State 194>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:182) [513]  (6.02 ns)

 <State 195>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:182) [513]  (6.02 ns)

 <State 196>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:182) [513]  (6.02 ns)

 <State 197>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:182) [513]  (6.02 ns)

 <State 198>: 6.62ns
The critical path consists of the following:
	'mux' operation ('tmp_43', ../src/hls/cnn.cpp:185) [514]  (0.605 ns)
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:185) [515]  (6.02 ns)

 <State 199>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:185) [515]  (6.02 ns)

 <State 200>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:185) [515]  (6.02 ns)

 <State 201>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:185) [515]  (6.02 ns)

 <State 202>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:185) [515]  (6.02 ns)
	'store' operation ('store_ln185', ../src/hls/cnn.cpp:185) of variable 'layer_12_output[0]', ../src/hls/cnn.cpp:185 on local variable 'layer_12_output[3]' [518]  (0.489 ns)

 <State 203>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:302) with incoming values : ('add_ln302', ../src/hls/cnn.cpp:302) [534]  (0.489 ns)

 <State 204>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:302) with incoming values : ('add_ln302', ../src/hls/cnn.cpp:302) [534]  (0 ns)
	'add' operation ('add_ln302', ../src/hls/cnn.cpp:302) [535]  (0.746 ns)

 <State 205>: 2.36ns
The critical path consists of the following:
	'load' operation ('layer_12_output_3_load_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on local variable 'layer_12_output[3]' [541]  (0 ns)
	'mux' operation ('tmp_44', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [547]  (0.605 ns)
	fifo write on port 'infer_output_V' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [549]  (1.75 ns)

 <State 206>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
