Information: Updating design information... (UID-85)
Warning: Design 'DLX' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX
Version: F-2011.09-SP3
Date   : Mon Jul 18 01:01:47 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATAPATH/FETCH/PC/data_out_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: ProgCount_Out[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DATAPATH/FETCH/PC/data_out_reg[2]/CK (DFFR_X1)          0.00 #     0.00 r
  DATAPATH/FETCH/PC/data_out_reg[2]/Q (DFFR_X1)           0.12       0.12 r
  DATAPATH/FETCH/PC/data_out[2] (gen_reg_N32_0)           0.00       0.12 r
  DATAPATH/FETCH/PC_OUT[2] (IF_STAGE_N_BITS_DATA32_N_BYTES_INST4)
                                                          0.00       0.12 r
  DATAPATH/PC_OUT[2] (DP_N_BITS_DATA32_N_BYTES_INST4_RF_ADDR5_N_BITS_JUMP26_N_BITS_IMM16)
                                                          0.00       0.12 r
  ProgCount_Out[2] (out)                                  0.00       0.12 r
  data arrival time                                                  0.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
