
PCSE-tp_DT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007988  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08007b28  08007b28  00017b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f6c  08007f6c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08007f6c  08007f6c  00017f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f74  08007f74  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f74  08007f74  00017f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f78  08007f78  00017f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08007f7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001d8  08008154  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08008154  0002042c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b73d  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020c3  00000000  00000000  0002b988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000af8  00000000  00000000  0002da50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000086e  00000000  00000000  0002e548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000178cc  00000000  00000000  0002edb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f76a  00000000  00000000  00046682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008985f  00000000  00000000  00055dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003d4c  00000000  00000000  000df64c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000e3398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007b10 	.word	0x08007b10

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08007b10 	.word	0x08007b10

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f54:	b5b0      	push	{r4, r5, r7, lr}
 8000f56:	b0c2      	sub	sp, #264	; 0x108
 8000f58:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f5a:	f001 f9d9 	bl	8002310 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f5e:	f000 f841 	bl	8000fe4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f62:	f000 f8ab 	bl	80010bc <MX_GPIO_Init>

	/* USER CODE BEGIN 2 */

	uartInit();		// Initializes the uart protocol
 8000f66:	f000 febf 	bl	8001ce8 <uartInit>
	i2c_Init();		// initializes the I2C protocol
 8000f6a:	f000 fe25 	bl	8001bb8 <i2c_Init>

	BME280_init();	// Initializes the sensor with the initial parameters
 8000f6e:	f000 ffef 	bl	8001f50 <BME280_init>
	controlFSM_init();	// Initializes the FSM
 8000f72:	f000 fafb 	bl	800156c <controlFSM_init>
	LCD_init();		// Initializes the LCD
 8000f76:	f001 f96b 	bl	8002250 <LCD_init>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		BME280_calculate();
 8000f7a:	f001 f909 	bl	8002190 <BME280_calculate>
		controlFSM_update();
 8000f7e:	f000 fb0f 	bl	80015a0 <controlFSM_update>

		char dataStr[255] = "";
 8000f82:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000f86:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	3304      	adds	r3, #4
 8000f90:	22fb      	movs	r2, #251	; 0xfb
 8000f92:	2100      	movs	r1, #0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f004 fc7f 	bl	8005898 <memset>

		sprintf(dataStr, "Temperature: %.2f Humidity: %.2f \r\n", temp, hum);
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <main+0x84>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff fada 	bl	8000558 <__aeabi_f2d>
 8000fa4:	4604      	mov	r4, r0
 8000fa6:	460d      	mov	r5, r1
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <main+0x88>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fad3 	bl	8000558 <__aeabi_f2d>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4638      	mov	r0, r7
 8000fb8:	e9cd 2300 	strd	r2, r3, [sp]
 8000fbc:	4622      	mov	r2, r4
 8000fbe:	462b      	mov	r3, r5
 8000fc0:	4907      	ldr	r1, [pc, #28]	; (8000fe0 <main+0x8c>)
 8000fc2:	f004 fb87 	bl	80056d4 <siprintf>

		uartSendString((uint8_t*) dataStr);
 8000fc6:	463b      	mov	r3, r7
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 fecd 	bl	8001d68 <uartSendString>

		HAL_Delay(500);			// no quitar
 8000fce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fd2:	f001 fa0f 	bl	80023f4 <HAL_Delay>
	while (1) {
 8000fd6:	e7d0      	b.n	8000f7a <main+0x26>
 8000fd8:	200002d0 	.word	0x200002d0
 8000fdc:	200002d4 	.word	0x200002d4
 8000fe0:	08007b28 	.word	0x08007b28

08000fe4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b094      	sub	sp, #80	; 0x50
 8000fe8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000fea:	f107 0320 	add.w	r3, r7, #32
 8000fee:	2230      	movs	r2, #48	; 0x30
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f004 fc50 	bl	8005898 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001008:	2300      	movs	r3, #0
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	4b29      	ldr	r3, [pc, #164]	; (80010b4 <SystemClock_Config+0xd0>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	4a28      	ldr	r2, [pc, #160]	; (80010b4 <SystemClock_Config+0xd0>)
 8001012:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001016:	6413      	str	r3, [r2, #64]	; 0x40
 8001018:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <SystemClock_Config+0xd0>)
 800101a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001020:	60bb      	str	r3, [r7, #8]
 8001022:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001024:	2300      	movs	r3, #0
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <SystemClock_Config+0xd4>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001030:	4a21      	ldr	r2, [pc, #132]	; (80010b8 <SystemClock_Config+0xd4>)
 8001032:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <SystemClock_Config+0xd4>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001040:	607b      	str	r3, [r7, #4]
 8001042:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001044:	2302      	movs	r3, #2
 8001046:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001048:	2301      	movs	r3, #1
 800104a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800104c:	2310      	movs	r3, #16
 800104e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001050:	2302      	movs	r3, #2
 8001052:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001054:	2300      	movs	r3, #0
 8001056:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001058:	2310      	movs	r3, #16
 800105a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 800105c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001060:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001062:	2304      	movs	r3, #4
 8001064:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001066:	2307      	movs	r3, #7
 8001068:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800106a:	f107 0320 	add.w	r3, r7, #32
 800106e:	4618      	mov	r0, r3
 8001070:	f002 fe26 	bl	8003cc0 <HAL_RCC_OscConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0x9a>
		Error_Handler();
 800107a:	f000 f88d 	bl	8001198 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800107e:	230f      	movs	r3, #15
 8001080:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001082:	2302      	movs	r3, #2
 8001084:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800108a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800108e:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001094:	f107 030c 	add.w	r3, r7, #12
 8001098:	2102      	movs	r1, #2
 800109a:	4618      	mov	r0, r3
 800109c:	f003 f888 	bl	80041b0 <HAL_RCC_ClockConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <SystemClock_Config+0xc6>
		Error_Handler();
 80010a6:	f000 f877 	bl	8001198 <Error_Handler>
	}
}
 80010aa:	bf00      	nop
 80010ac:	3750      	adds	r7, #80	; 0x50
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40007000 	.word	0x40007000

080010bc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
 80010d0:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	4b2d      	ldr	r3, [pc, #180]	; (800118c <MX_GPIO_Init+0xd0>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	4a2c      	ldr	r2, [pc, #176]	; (800118c <MX_GPIO_Init+0xd0>)
 80010dc:	f043 0304 	orr.w	r3, r3, #4
 80010e0:	6313      	str	r3, [r2, #48]	; 0x30
 80010e2:	4b2a      	ldr	r3, [pc, #168]	; (800118c <MX_GPIO_Init+0xd0>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	f003 0304 	and.w	r3, r3, #4
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	4b26      	ldr	r3, [pc, #152]	; (800118c <MX_GPIO_Init+0xd0>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	4a25      	ldr	r2, [pc, #148]	; (800118c <MX_GPIO_Init+0xd0>)
 80010f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010fc:	6313      	str	r3, [r2, #48]	; 0x30
 80010fe:	4b23      	ldr	r3, [pc, #140]	; (800118c <MX_GPIO_Init+0xd0>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	4b1f      	ldr	r3, [pc, #124]	; (800118c <MX_GPIO_Init+0xd0>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	4a1e      	ldr	r2, [pc, #120]	; (800118c <MX_GPIO_Init+0xd0>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	6313      	str	r3, [r2, #48]	; 0x30
 800111a:	4b1c      	ldr	r3, [pc, #112]	; (800118c <MX_GPIO_Init+0xd0>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	4b18      	ldr	r3, [pc, #96]	; (800118c <MX_GPIO_Init+0xd0>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	4a17      	ldr	r2, [pc, #92]	; (800118c <MX_GPIO_Init+0xd0>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	6313      	str	r3, [r2, #48]	; 0x30
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <MX_GPIO_Init+0xd0>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	2120      	movs	r1, #32
 8001146:	4812      	ldr	r0, [pc, #72]	; (8001190 <MX_GPIO_Init+0xd4>)
 8001148:	f001 fbe2 	bl	8002910 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 800114c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001150:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001152:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001156:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	4619      	mov	r1, r3
 8001162:	480c      	ldr	r0, [pc, #48]	; (8001194 <MX_GPIO_Init+0xd8>)
 8001164:	f001 fa50 	bl	8002608 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8001168:	2320      	movs	r3, #32
 800116a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116c:	2301      	movs	r3, #1
 800116e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001174:	2300      	movs	r3, #0
 8001176:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4804      	ldr	r0, [pc, #16]	; (8001190 <MX_GPIO_Init+0xd4>)
 8001180:	f001 fa42 	bl	8002608 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001184:	bf00      	nop
 8001186:	3728      	adds	r7, #40	; 0x28
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40023800 	.word	0x40023800
 8001190:	40020000 	.word	0x40020000
 8001194:	40020800 	.word	0x40020800

08001198 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800119c:	b672      	cpsid	i
}
 800119e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80011a0:	e7fe      	b.n	80011a0 <Error_Handler+0x8>
	...

080011a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <HAL_MspInit+0x4c>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b2:	4a0f      	ldr	r2, [pc, #60]	; (80011f0 <HAL_MspInit+0x4c>)
 80011b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011b8:	6453      	str	r3, [r2, #68]	; 0x44
 80011ba:	4b0d      	ldr	r3, [pc, #52]	; (80011f0 <HAL_MspInit+0x4c>)
 80011bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	603b      	str	r3, [r7, #0]
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <HAL_MspInit+0x4c>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ce:	4a08      	ldr	r2, [pc, #32]	; (80011f0 <HAL_MspInit+0x4c>)
 80011d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011d4:	6413      	str	r3, [r2, #64]	; 0x40
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <HAL_MspInit+0x4c>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011e2:	2007      	movs	r0, #7
 80011e4:	f001 f9dc 	bl	80025a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40023800 	.word	0x40023800

080011f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	; 0x28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fc:	f107 0314 	add.w	r3, r7, #20
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	605a      	str	r2, [r3, #4]
 8001206:	609a      	str	r2, [r3, #8]
 8001208:	60da      	str	r2, [r3, #12]
 800120a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a19      	ldr	r2, [pc, #100]	; (8001278 <HAL_I2C_MspInit+0x84>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d12c      	bne.n	8001270 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	613b      	str	r3, [r7, #16]
 800121a:	4b18      	ldr	r3, [pc, #96]	; (800127c <HAL_I2C_MspInit+0x88>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	4a17      	ldr	r2, [pc, #92]	; (800127c <HAL_I2C_MspInit+0x88>)
 8001220:	f043 0302 	orr.w	r3, r3, #2
 8001224:	6313      	str	r3, [r2, #48]	; 0x30
 8001226:	4b15      	ldr	r3, [pc, #84]	; (800127c <HAL_I2C_MspInit+0x88>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	613b      	str	r3, [r7, #16]
 8001230:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001232:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001238:	2312      	movs	r3, #18
 800123a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001240:	2303      	movs	r3, #3
 8001242:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001244:	2304      	movs	r3, #4
 8001246:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	480c      	ldr	r0, [pc, #48]	; (8001280 <HAL_I2C_MspInit+0x8c>)
 8001250:	f001 f9da 	bl	8002608 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <HAL_I2C_MspInit+0x88>)
 800125a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125c:	4a07      	ldr	r2, [pc, #28]	; (800127c <HAL_I2C_MspInit+0x88>)
 800125e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001262:	6413      	str	r3, [r2, #64]	; 0x40
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <HAL_I2C_MspInit+0x88>)
 8001266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001268:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001270:	bf00      	nop
 8001272:	3728      	adds	r7, #40	; 0x28
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40005400 	.word	0x40005400
 800127c:	40023800 	.word	0x40023800
 8001280:	40020400 	.word	0x40020400

08001284 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	; 0x28
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a19      	ldr	r2, [pc, #100]	; (8001308 <HAL_UART_MspInit+0x84>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d12b      	bne.n	80012fe <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
 80012aa:	4b18      	ldr	r3, [pc, #96]	; (800130c <HAL_UART_MspInit+0x88>)
 80012ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ae:	4a17      	ldr	r2, [pc, #92]	; (800130c <HAL_UART_MspInit+0x88>)
 80012b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012b4:	6413      	str	r3, [r2, #64]	; 0x40
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <HAL_UART_MspInit+0x88>)
 80012b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <HAL_UART_MspInit+0x88>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	4a10      	ldr	r2, [pc, #64]	; (800130c <HAL_UART_MspInit+0x88>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6313      	str	r3, [r2, #48]	; 0x30
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <HAL_UART_MspInit+0x88>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012de:	230c      	movs	r3, #12
 80012e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e2:	2302      	movs	r3, #2
 80012e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012ee:	2307      	movs	r3, #7
 80012f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	4805      	ldr	r0, [pc, #20]	; (8001310 <HAL_UART_MspInit+0x8c>)
 80012fa:	f001 f985 	bl	8002608 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012fe:	bf00      	nop
 8001300:	3728      	adds	r7, #40	; 0x28
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40004400 	.word	0x40004400
 800130c:	40023800 	.word	0x40023800
 8001310:	40020000 	.word	0x40020000

08001314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001318:	e7fe      	b.n	8001318 <NMI_Handler+0x4>

0800131a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800131e:	e7fe      	b.n	800131e <HardFault_Handler+0x4>

08001320 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001324:	e7fe      	b.n	8001324 <MemManage_Handler+0x4>

08001326 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800132a:	e7fe      	b.n	800132a <BusFault_Handler+0x4>

0800132c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001330:	e7fe      	b.n	8001330 <UsageFault_Handler+0x4>

08001332 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001332:	b480      	push	{r7}
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001360:	f001 f828 	bl	80023b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001364:	bf00      	nop
 8001366:	bd80      	pop	{r7, pc}

08001368 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return 1;
 800136c:	2301      	movs	r3, #1
}
 800136e:	4618      	mov	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <_kill>:

int _kill(int pid, int sig)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001382:	f004 fa95 	bl	80058b0 <__errno>
 8001386:	4603      	mov	r3, r0
 8001388:	2216      	movs	r2, #22
 800138a:	601a      	str	r2, [r3, #0]
  return -1;
 800138c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001390:	4618      	mov	r0, r3
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <_exit>:

void _exit (int status)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff ffe7 	bl	8001378 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013aa:	e7fe      	b.n	80013aa <_exit+0x12>

080013ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
 80013bc:	e00a      	b.n	80013d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013be:	f3af 8000 	nop.w
 80013c2:	4601      	mov	r1, r0
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	1c5a      	adds	r2, r3, #1
 80013c8:	60ba      	str	r2, [r7, #8]
 80013ca:	b2ca      	uxtb	r2, r1
 80013cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	3301      	adds	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	697a      	ldr	r2, [r7, #20]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	429a      	cmp	r2, r3
 80013da:	dbf0      	blt.n	80013be <_read+0x12>
  }

  return len;
 80013dc:	687b      	ldr	r3, [r7, #4]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3718      	adds	r7, #24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b086      	sub	sp, #24
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
 80013f6:	e009      	b.n	800140c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	1c5a      	adds	r2, r3, #1
 80013fc:	60ba      	str	r2, [r7, #8]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	3301      	adds	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
 800140c:	697a      	ldr	r2, [r7, #20]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	429a      	cmp	r2, r3
 8001412:	dbf1      	blt.n	80013f8 <_write+0x12>
  }
  return len;
 8001414:	687b      	ldr	r3, [r7, #4]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <_close>:

int _close(int file)
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001426:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800142a:	4618      	mov	r0, r3
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001436:	b480      	push	{r7}
 8001438:	b083      	sub	sp, #12
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
 800143e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001446:	605a      	str	r2, [r3, #4]
  return 0;
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <_isatty>:

int _isatty(int file)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
	...

08001488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001490:	4a14      	ldr	r2, [pc, #80]	; (80014e4 <_sbrk+0x5c>)
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <_sbrk+0x60>)
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800149c:	4b13      	ldr	r3, [pc, #76]	; (80014ec <_sbrk+0x64>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d102      	bne.n	80014aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014a4:	4b11      	ldr	r3, [pc, #68]	; (80014ec <_sbrk+0x64>)
 80014a6:	4a12      	ldr	r2, [pc, #72]	; (80014f0 <_sbrk+0x68>)
 80014a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014aa:	4b10      	ldr	r3, [pc, #64]	; (80014ec <_sbrk+0x64>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4413      	add	r3, r2
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d207      	bcs.n	80014c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b8:	f004 f9fa 	bl	80058b0 <__errno>
 80014bc:	4603      	mov	r3, r0
 80014be:	220c      	movs	r2, #12
 80014c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014c6:	e009      	b.n	80014dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c8:	4b08      	ldr	r3, [pc, #32]	; (80014ec <_sbrk+0x64>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ce:	4b07      	ldr	r3, [pc, #28]	; (80014ec <_sbrk+0x64>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4413      	add	r3, r2
 80014d6:	4a05      	ldr	r2, [pc, #20]	; (80014ec <_sbrk+0x64>)
 80014d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014da:	68fb      	ldr	r3, [r7, #12]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20018000 	.word	0x20018000
 80014e8:	00000400 	.word	0x00000400
 80014ec:	200001f4 	.word	0x200001f4
 80014f0:	20000430 	.word	0x20000430

080014f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <SystemInit+0x20>)
 80014fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014fe:	4a05      	ldr	r2, [pc, #20]	; (8001514 <SystemInit+0x20>)
 8001500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001504:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001518:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001550 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800151c:	f7ff ffea 	bl	80014f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001520:	480c      	ldr	r0, [pc, #48]	; (8001554 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001522:	490d      	ldr	r1, [pc, #52]	; (8001558 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001524:	4a0d      	ldr	r2, [pc, #52]	; (800155c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001528:	e002      	b.n	8001530 <LoopCopyDataInit>

0800152a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800152a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800152c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800152e:	3304      	adds	r3, #4

08001530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001534:	d3f9      	bcc.n	800152a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001536:	4a0a      	ldr	r2, [pc, #40]	; (8001560 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001538:	4c0a      	ldr	r4, [pc, #40]	; (8001564 <LoopFillZerobss+0x22>)
  movs r3, #0
 800153a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800153c:	e001      	b.n	8001542 <LoopFillZerobss>

0800153e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800153e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001540:	3204      	adds	r2, #4

08001542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001544:	d3fb      	bcc.n	800153e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001546:	f004 f9b9 	bl	80058bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800154a:	f7ff fd03 	bl	8000f54 <main>
  bx  lr    
 800154e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001550:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001558:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800155c:	08007f7c 	.word	0x08007f7c
  ldr r2, =_sbss
 8001560:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001564:	2000042c 	.word	0x2000042c

08001568 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001568:	e7fe      	b.n	8001568 <ADC_IRQHandler>
	...

0800156c <controlFSM_init>:

// Variable to store the current state of the FSM
static controlFSM_state_t controlFSM_state;

// Initializes the control FSM
void controlFSM_init() {
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	// Set the initial state to TH_NORMAL and turn off the led alert
	controlFSM_state = TH_NORMAL;
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <controlFSM_init+0x24>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001576:	2200      	movs	r2, #0
 8001578:	2120      	movs	r1, #32
 800157a:	4806      	ldr	r0, [pc, #24]	; (8001594 <controlFSM_init+0x28>)
 800157c:	f001 f9c8 	bl	8002910 <HAL_GPIO_WritePin>
	delayInit(&debounceDelay, initialDelay);	// Initialize the delay
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <controlFSM_init+0x2c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4619      	mov	r1, r3
 8001586:	4805      	ldr	r0, [pc, #20]	; (800159c <controlFSM_init+0x30>)
 8001588:	f000 fae0 	bl	8001b4c <delayInit>

}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000204 	.word	0x20000204
 8001594:	40020000 	.word	0x40020000
 8001598:	20000004 	.word	0x20000004
 800159c:	200001f8 	.word	0x200001f8

080015a0 <controlFSM_update>:
 * Function to update the FSM based on the values of
 * temperature temp and humidity hum read by the sensor
 *
 */

void controlFSM_update() {
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0

	// **** Define the temperature and humidity thresholds ****
	const float minTemp = 20.0;
 80015a6:	4bb5      	ldr	r3, [pc, #724]	; (800187c <controlFSM_update+0x2dc>)
 80015a8:	60fb      	str	r3, [r7, #12]
	const float maxTemp = 30.0;
 80015aa:	4bb5      	ldr	r3, [pc, #724]	; (8001880 <controlFSM_update+0x2e0>)
 80015ac:	60bb      	str	r3, [r7, #8]

	const float minHum = 35.0;
 80015ae:	4bb5      	ldr	r3, [pc, #724]	; (8001884 <controlFSM_update+0x2e4>)
 80015b0:	607b      	str	r3, [r7, #4]
	const float maxHum = 70.0;
 80015b2:	4bb5      	ldr	r3, [pc, #724]	; (8001888 <controlFSM_update+0x2e8>)
 80015b4:	603b      	str	r3, [r7, #0]

	// ****

	switch (controlFSM_state) {
 80015b6:	4bb5      	ldr	r3, [pc, #724]	; (800188c <controlFSM_update+0x2ec>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b03      	cmp	r3, #3
 80015bc:	f200 827a 	bhi.w	8001ab4 <controlFSM_update+0x514>
 80015c0:	a201      	add	r2, pc, #4	; (adr r2, 80015c8 <controlFSM_update+0x28>)
 80015c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c6:	bf00      	nop
 80015c8:	080015d9 	.word	0x080015d9
 80015cc:	080016cb 	.word	0x080016cb
 80015d0:	08001807 	.word	0x08001807
 80015d4:	0800196f 	.word	0x0800196f

	case TH_NORMAL:	// State when temperature and humidity are within thresholds

		ledOff();	// Calls function to turn off the led
 80015d8:	f000 fa84 	bl	8001ae4 <ledOff>

		if (delayRead(&debounceDelay)) {
 80015dc:	48ac      	ldr	r0, [pc, #688]	; (8001890 <controlFSM_update+0x2f0>)
 80015de:	f000 fac6 	bl	8001b6e <delayRead>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f000 8269 	beq.w	8001abc <controlFSM_update+0x51c>

			// If temperature and humidity are outside thresholds update state to TH_ALERT
			if ((temp < minTemp || temp > maxTemp)
 80015ea:	4baa      	ldr	r3, [pc, #680]	; (8001894 <controlFSM_update+0x2f4>)
 80015ec:	edd3 7a00 	vldr	s15, [r3]
 80015f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80015f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fc:	dc09      	bgt.n	8001612 <controlFSM_update+0x72>
 80015fe:	4ba5      	ldr	r3, [pc, #660]	; (8001894 <controlFSM_update+0x2f4>)
 8001600:	edd3 7a00 	vldr	s15, [r3]
 8001604:	ed97 7a02 	vldr	s14, [r7, #8]
 8001608:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800160c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001610:	d51d      	bpl.n	800164e <controlFSM_update+0xae>
					&& (hum < minHum || hum > maxHum)) {
 8001612:	4ba1      	ldr	r3, [pc, #644]	; (8001898 <controlFSM_update+0x2f8>)
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	ed97 7a01 	vldr	s14, [r7, #4]
 800161c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001624:	dc09      	bgt.n	800163a <controlFSM_update+0x9a>
 8001626:	4b9c      	ldr	r3, [pc, #624]	; (8001898 <controlFSM_update+0x2f8>)
 8001628:	edd3 7a00 	vldr	s15, [r3]
 800162c:	ed97 7a00 	vldr	s14, [r7]
 8001630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001638:	d509      	bpl.n	800164e <controlFSM_update+0xae>

				controlFSM_state = TH_ALERT;
 800163a:	4b94      	ldr	r3, [pc, #592]	; (800188c <controlFSM_update+0x2ec>)
 800163c:	2203      	movs	r2, #3
 800163e:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001640:	4b96      	ldr	r3, [pc, #600]	; (800189c <controlFSM_update+0x2fc>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4619      	mov	r1, r3
 8001646:	4892      	ldr	r0, [pc, #584]	; (8001890 <controlFSM_update+0x2f0>)
 8001648:	f000 fa80 	bl	8001b4c <delayInit>
 800164c:	e03c      	b.n	80016c8 <controlFSM_update+0x128>

				// If temperature is outside thresholds update state to T_ALERT

			} else if (temp < minTemp || temp > maxTemp) {
 800164e:	4b91      	ldr	r3, [pc, #580]	; (8001894 <controlFSM_update+0x2f4>)
 8001650:	edd3 7a00 	vldr	s15, [r3]
 8001654:	ed97 7a03 	vldr	s14, [r7, #12]
 8001658:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800165c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001660:	dc09      	bgt.n	8001676 <controlFSM_update+0xd6>
 8001662:	4b8c      	ldr	r3, [pc, #560]	; (8001894 <controlFSM_update+0x2f4>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	ed97 7a02 	vldr	s14, [r7, #8]
 800166c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001674:	d509      	bpl.n	800168a <controlFSM_update+0xea>

				controlFSM_state = T_ALERT;
 8001676:	4b85      	ldr	r3, [pc, #532]	; (800188c <controlFSM_update+0x2ec>)
 8001678:	2201      	movs	r2, #1
 800167a:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 800167c:	4b87      	ldr	r3, [pc, #540]	; (800189c <controlFSM_update+0x2fc>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4619      	mov	r1, r3
 8001682:	4883      	ldr	r0, [pc, #524]	; (8001890 <controlFSM_update+0x2f0>)
 8001684:	f000 fa62 	bl	8001b4c <delayInit>
 8001688:	e01e      	b.n	80016c8 <controlFSM_update+0x128>

				// If humidity is outside thresholds update state to H_ALERT

			} else if (hum < minHum || hum > maxHum) {
 800168a:	4b83      	ldr	r3, [pc, #524]	; (8001898 <controlFSM_update+0x2f8>)
 800168c:	edd3 7a00 	vldr	s15, [r3]
 8001690:	ed97 7a01 	vldr	s14, [r7, #4]
 8001694:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169c:	dc0a      	bgt.n	80016b4 <controlFSM_update+0x114>
 800169e:	4b7e      	ldr	r3, [pc, #504]	; (8001898 <controlFSM_update+0x2f8>)
 80016a0:	edd3 7a00 	vldr	s15, [r3]
 80016a4:	ed97 7a00 	vldr	s14, [r7]
 80016a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b0:	d400      	bmi.n	80016b4 <controlFSM_update+0x114>
				controlFSM_state = H_ALERT;
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce

			}
		}
		break;
 80016b2:	e203      	b.n	8001abc <controlFSM_update+0x51c>
				controlFSM_state = H_ALERT;
 80016b4:	4b75      	ldr	r3, [pc, #468]	; (800188c <controlFSM_update+0x2ec>)
 80016b6:	2202      	movs	r2, #2
 80016b8:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 80016ba:	4b78      	ldr	r3, [pc, #480]	; (800189c <controlFSM_update+0x2fc>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4619      	mov	r1, r3
 80016c0:	4873      	ldr	r0, [pc, #460]	; (8001890 <controlFSM_update+0x2f0>)
 80016c2:	f000 fa43 	bl	8001b4c <delayInit>
		break;
 80016c6:	e1f9      	b.n	8001abc <controlFSM_update+0x51c>
 80016c8:	e1f8      	b.n	8001abc <controlFSM_update+0x51c>

	case T_ALERT:// State when temperature is outside thresholds but humidity is ok

		ledTalert();
 80016ca:	f000 fa17 	bl	8001afc <ledTalert>

		if (delayRead(&debounceDelay)) {
 80016ce:	4870      	ldr	r0, [pc, #448]	; (8001890 <controlFSM_update+0x2f0>)
 80016d0:	f000 fa4d 	bl	8001b6e <delayRead>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f000 8095 	beq.w	8001806 <controlFSM_update+0x266>

			// If temperature and humidity are within thresholds update state to TH_NORMAL

			if ((temp >= minTemp && temp <= maxTemp)
 80016dc:	4b6d      	ldr	r3, [pc, #436]	; (8001894 <controlFSM_update+0x2f4>)
 80016de:	edd3 7a00 	vldr	s15, [r3]
 80016e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80016e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ee:	d827      	bhi.n	8001740 <controlFSM_update+0x1a0>
 80016f0:	4b68      	ldr	r3, [pc, #416]	; (8001894 <controlFSM_update+0x2f4>)
 80016f2:	edd3 7a00 	vldr	s15, [r3]
 80016f6:	ed97 7a02 	vldr	s14, [r7, #8]
 80016fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001702:	db1d      	blt.n	8001740 <controlFSM_update+0x1a0>
					&& (hum >= minHum && hum <= maxHum)) {
 8001704:	4b64      	ldr	r3, [pc, #400]	; (8001898 <controlFSM_update+0x2f8>)
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	ed97 7a01 	vldr	s14, [r7, #4]
 800170e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001716:	d813      	bhi.n	8001740 <controlFSM_update+0x1a0>
 8001718:	4b5f      	ldr	r3, [pc, #380]	; (8001898 <controlFSM_update+0x2f8>)
 800171a:	edd3 7a00 	vldr	s15, [r3]
 800171e:	ed97 7a00 	vldr	s14, [r7]
 8001722:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172a:	db09      	blt.n	8001740 <controlFSM_update+0x1a0>

				controlFSM_state = TH_NORMAL;
 800172c:	4b57      	ldr	r3, [pc, #348]	; (800188c <controlFSM_update+0x2ec>)
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001732:	4b5a      	ldr	r3, [pc, #360]	; (800189c <controlFSM_update+0x2fc>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4619      	mov	r1, r3
 8001738:	4855      	ldr	r0, [pc, #340]	; (8001890 <controlFSM_update+0x2f0>)
 800173a:	f000 fa07 	bl	8001b4c <delayInit>
 800173e:	e062      	b.n	8001806 <controlFSM_update+0x266>

				// If humidity is outside thresholds update state to H_ALERT

			} else if ((temp >= minTemp && temp <= maxTemp)
 8001740:	4b54      	ldr	r3, [pc, #336]	; (8001894 <controlFSM_update+0x2f4>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	ed97 7a03 	vldr	s14, [r7, #12]
 800174a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800174e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001752:	d827      	bhi.n	80017a4 <controlFSM_update+0x204>
 8001754:	4b4f      	ldr	r3, [pc, #316]	; (8001894 <controlFSM_update+0x2f4>)
 8001756:	edd3 7a00 	vldr	s15, [r3]
 800175a:	ed97 7a02 	vldr	s14, [r7, #8]
 800175e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001766:	db1d      	blt.n	80017a4 <controlFSM_update+0x204>
					&& (hum < minHum || hum > maxHum)) {
 8001768:	4b4b      	ldr	r3, [pc, #300]	; (8001898 <controlFSM_update+0x2f8>)
 800176a:	edd3 7a00 	vldr	s15, [r3]
 800176e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001772:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177a:	dc09      	bgt.n	8001790 <controlFSM_update+0x1f0>
 800177c:	4b46      	ldr	r3, [pc, #280]	; (8001898 <controlFSM_update+0x2f8>)
 800177e:	edd3 7a00 	vldr	s15, [r3]
 8001782:	ed97 7a00 	vldr	s14, [r7]
 8001786:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800178a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178e:	d509      	bpl.n	80017a4 <controlFSM_update+0x204>

				controlFSM_state = H_ALERT;
 8001790:	4b3e      	ldr	r3, [pc, #248]	; (800188c <controlFSM_update+0x2ec>)
 8001792:	2202      	movs	r2, #2
 8001794:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001796:	4b41      	ldr	r3, [pc, #260]	; (800189c <controlFSM_update+0x2fc>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4619      	mov	r1, r3
 800179c:	483c      	ldr	r0, [pc, #240]	; (8001890 <controlFSM_update+0x2f0>)
 800179e:	f000 f9d5 	bl	8001b4c <delayInit>
 80017a2:	e030      	b.n	8001806 <controlFSM_update+0x266>

				// If temperature and humidity are outside thresholds update state to TH_ALERT
			} else if ((temp < minTemp || temp > maxTemp)
 80017a4:	4b3b      	ldr	r3, [pc, #236]	; (8001894 <controlFSM_update+0x2f4>)
 80017a6:	edd3 7a00 	vldr	s15, [r3]
 80017aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80017ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b6:	dc09      	bgt.n	80017cc <controlFSM_update+0x22c>
 80017b8:	4b36      	ldr	r3, [pc, #216]	; (8001894 <controlFSM_update+0x2f4>)
 80017ba:	edd3 7a00 	vldr	s15, [r3]
 80017be:	ed97 7a02 	vldr	s14, [r7, #8]
 80017c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ca:	d51c      	bpl.n	8001806 <controlFSM_update+0x266>
					&& (hum < minHum || hum > maxHum)) {
 80017cc:	4b32      	ldr	r3, [pc, #200]	; (8001898 <controlFSM_update+0x2f8>)
 80017ce:	edd3 7a00 	vldr	s15, [r3]
 80017d2:	ed97 7a01 	vldr	s14, [r7, #4]
 80017d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017de:	dc09      	bgt.n	80017f4 <controlFSM_update+0x254>
 80017e0:	4b2d      	ldr	r3, [pc, #180]	; (8001898 <controlFSM_update+0x2f8>)
 80017e2:	edd3 7a00 	vldr	s15, [r3]
 80017e6:	ed97 7a00 	vldr	s14, [r7]
 80017ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f2:	d508      	bpl.n	8001806 <controlFSM_update+0x266>

				controlFSM_state = TH_ALERT;
 80017f4:	4b25      	ldr	r3, [pc, #148]	; (800188c <controlFSM_update+0x2ec>)
 80017f6:	2203      	movs	r2, #3
 80017f8:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 80017fa:	4b28      	ldr	r3, [pc, #160]	; (800189c <controlFSM_update+0x2fc>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4619      	mov	r1, r3
 8001800:	4823      	ldr	r0, [pc, #140]	; (8001890 <controlFSM_update+0x2f0>)
 8001802:	f000 f9a3 	bl	8001b4c <delayInit>
			}
		}

	case H_ALERT:// State when humidity is outside thresholds but temperature is ok

		ledHalert();
 8001806:	f000 f987 	bl	8001b18 <ledHalert>

		if (delayRead(&debounceDelay)) {
 800180a:	4821      	ldr	r0, [pc, #132]	; (8001890 <controlFSM_update+0x2f0>)
 800180c:	f000 f9af 	bl	8001b6e <delayRead>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 8154 	beq.w	8001ac0 <controlFSM_update+0x520>

			// If temperature and humidity are within thresholds update state to TH_NORMAL

			if ((temp >= minTemp && temp <= maxTemp)
 8001818:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <controlFSM_update+0x2f4>)
 800181a:	edd3 7a00 	vldr	s15, [r3]
 800181e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001822:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182a:	d839      	bhi.n	80018a0 <controlFSM_update+0x300>
 800182c:	4b19      	ldr	r3, [pc, #100]	; (8001894 <controlFSM_update+0x2f4>)
 800182e:	edd3 7a00 	vldr	s15, [r3]
 8001832:	ed97 7a02 	vldr	s14, [r7, #8]
 8001836:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800183a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183e:	db2f      	blt.n	80018a0 <controlFSM_update+0x300>
					&& (hum >= minHum && hum <= maxHum)) {
 8001840:	4b15      	ldr	r3, [pc, #84]	; (8001898 <controlFSM_update+0x2f8>)
 8001842:	edd3 7a00 	vldr	s15, [r3]
 8001846:	ed97 7a01 	vldr	s14, [r7, #4]
 800184a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800184e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001852:	d825      	bhi.n	80018a0 <controlFSM_update+0x300>
 8001854:	4b10      	ldr	r3, [pc, #64]	; (8001898 <controlFSM_update+0x2f8>)
 8001856:	edd3 7a00 	vldr	s15, [r3]
 800185a:	ed97 7a00 	vldr	s14, [r7]
 800185e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001866:	db1b      	blt.n	80018a0 <controlFSM_update+0x300>

				controlFSM_state = TH_NORMAL;
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <controlFSM_update+0x2ec>)
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 800186e:	4b0b      	ldr	r3, [pc, #44]	; (800189c <controlFSM_update+0x2fc>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4619      	mov	r1, r3
 8001874:	4806      	ldr	r0, [pc, #24]	; (8001890 <controlFSM_update+0x2f0>)
 8001876:	f000 f969 	bl	8001b4c <delayInit>
 800187a:	e077      	b.n	800196c <controlFSM_update+0x3cc>
 800187c:	41a00000 	.word	0x41a00000
 8001880:	41f00000 	.word	0x41f00000
 8001884:	420c0000 	.word	0x420c0000
 8001888:	428c0000 	.word	0x428c0000
 800188c:	20000204 	.word	0x20000204
 8001890:	200001f8 	.word	0x200001f8
 8001894:	200002d0 	.word	0x200002d0
 8001898:	200002d4 	.word	0x200002d4
 800189c:	20000004 	.word	0x20000004

				// If temperature is outside thresholds update state to T_ALERT

			} else if ((temp < minTemp || temp > maxTemp)
 80018a0:	4b8b      	ldr	r3, [pc, #556]	; (8001ad0 <controlFSM_update+0x530>)
 80018a2:	edd3 7a00 	vldr	s15, [r3]
 80018a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80018aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b2:	dc09      	bgt.n	80018c8 <controlFSM_update+0x328>
 80018b4:	4b86      	ldr	r3, [pc, #536]	; (8001ad0 <controlFSM_update+0x530>)
 80018b6:	edd3 7a00 	vldr	s15, [r3]
 80018ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80018be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c6:	d51d      	bpl.n	8001904 <controlFSM_update+0x364>
					&& (hum >= minHum && hum <= maxHum)) {
 80018c8:	4b82      	ldr	r3, [pc, #520]	; (8001ad4 <controlFSM_update+0x534>)
 80018ca:	edd3 7a00 	vldr	s15, [r3]
 80018ce:	ed97 7a01 	vldr	s14, [r7, #4]
 80018d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018da:	d813      	bhi.n	8001904 <controlFSM_update+0x364>
 80018dc:	4b7d      	ldr	r3, [pc, #500]	; (8001ad4 <controlFSM_update+0x534>)
 80018de:	edd3 7a00 	vldr	s15, [r3]
 80018e2:	ed97 7a00 	vldr	s14, [r7]
 80018e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ee:	db09      	blt.n	8001904 <controlFSM_update+0x364>

				controlFSM_state = T_ALERT;
 80018f0:	4b79      	ldr	r3, [pc, #484]	; (8001ad8 <controlFSM_update+0x538>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 80018f6:	4b79      	ldr	r3, [pc, #484]	; (8001adc <controlFSM_update+0x53c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4619      	mov	r1, r3
 80018fc:	4878      	ldr	r0, [pc, #480]	; (8001ae0 <controlFSM_update+0x540>)
 80018fe:	f000 f925 	bl	8001b4c <delayInit>
 8001902:	e033      	b.n	800196c <controlFSM_update+0x3cc>

				// If temperature and humidity are outside thresholds update state to TH_ALERT
			} else if ((temp < minTemp || temp > maxTemp)
 8001904:	4b72      	ldr	r3, [pc, #456]	; (8001ad0 <controlFSM_update+0x530>)
 8001906:	edd3 7a00 	vldr	s15, [r3]
 800190a:	ed97 7a03 	vldr	s14, [r7, #12]
 800190e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001916:	dc0a      	bgt.n	800192e <controlFSM_update+0x38e>
 8001918:	4b6d      	ldr	r3, [pc, #436]	; (8001ad0 <controlFSM_update+0x530>)
 800191a:	edd3 7a00 	vldr	s15, [r3]
 800191e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001922:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192a:	d400      	bmi.n	800192e <controlFSM_update+0x38e>
				controlFSM_state = TH_ALERT;
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce

			}
		}
		break;
 800192c:	e0c8      	b.n	8001ac0 <controlFSM_update+0x520>
					&& (hum < minHum || hum > maxHum)) {
 800192e:	4b69      	ldr	r3, [pc, #420]	; (8001ad4 <controlFSM_update+0x534>)
 8001930:	edd3 7a00 	vldr	s15, [r3]
 8001934:	ed97 7a01 	vldr	s14, [r7, #4]
 8001938:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800193c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001940:	dc0a      	bgt.n	8001958 <controlFSM_update+0x3b8>
 8001942:	4b64      	ldr	r3, [pc, #400]	; (8001ad4 <controlFSM_update+0x534>)
 8001944:	edd3 7a00 	vldr	s15, [r3]
 8001948:	ed97 7a00 	vldr	s14, [r7]
 800194c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001954:	d400      	bmi.n	8001958 <controlFSM_update+0x3b8>
		break;
 8001956:	e0b3      	b.n	8001ac0 <controlFSM_update+0x520>
				controlFSM_state = TH_ALERT;
 8001958:	4b5f      	ldr	r3, [pc, #380]	; (8001ad8 <controlFSM_update+0x538>)
 800195a:	2203      	movs	r2, #3
 800195c:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 800195e:	4b5f      	ldr	r3, [pc, #380]	; (8001adc <controlFSM_update+0x53c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4619      	mov	r1, r3
 8001964:	485e      	ldr	r0, [pc, #376]	; (8001ae0 <controlFSM_update+0x540>)
 8001966:	f000 f8f1 	bl	8001b4c <delayInit>
		break;
 800196a:	e0a9      	b.n	8001ac0 <controlFSM_update+0x520>
 800196c:	e0a8      	b.n	8001ac0 <controlFSM_update+0x520>

	case TH_ALERT:// State when temperature and humidity are outside thresholds

		ledTHalert();
 800196e:	f000 f8e1 	bl	8001b34 <ledTHalert>

		if (delayRead(&debounceDelay)) {
 8001972:	485b      	ldr	r0, [pc, #364]	; (8001ae0 <controlFSM_update+0x540>)
 8001974:	f000 f8fb 	bl	8001b6e <delayRead>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 80a2 	beq.w	8001ac4 <controlFSM_update+0x524>

			// If temperature and humidity are within thresholds update state to TH_NORMAL

			if ((temp >= minTemp && temp <= maxTemp)
 8001980:	4b53      	ldr	r3, [pc, #332]	; (8001ad0 <controlFSM_update+0x530>)
 8001982:	edd3 7a00 	vldr	s15, [r3]
 8001986:	ed97 7a03 	vldr	s14, [r7, #12]
 800198a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800198e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001992:	d827      	bhi.n	80019e4 <controlFSM_update+0x444>
 8001994:	4b4e      	ldr	r3, [pc, #312]	; (8001ad0 <controlFSM_update+0x530>)
 8001996:	edd3 7a00 	vldr	s15, [r3]
 800199a:	ed97 7a02 	vldr	s14, [r7, #8]
 800199e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a6:	db1d      	blt.n	80019e4 <controlFSM_update+0x444>
					&& (hum >= minHum && hum <= maxHum)) {
 80019a8:	4b4a      	ldr	r3, [pc, #296]	; (8001ad4 <controlFSM_update+0x534>)
 80019aa:	edd3 7a00 	vldr	s15, [r3]
 80019ae:	ed97 7a01 	vldr	s14, [r7, #4]
 80019b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ba:	d813      	bhi.n	80019e4 <controlFSM_update+0x444>
 80019bc:	4b45      	ldr	r3, [pc, #276]	; (8001ad4 <controlFSM_update+0x534>)
 80019be:	edd3 7a00 	vldr	s15, [r3]
 80019c2:	ed97 7a00 	vldr	s14, [r7]
 80019c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ce:	db09      	blt.n	80019e4 <controlFSM_update+0x444>

				controlFSM_state = TH_NORMAL;
 80019d0:	4b41      	ldr	r3, [pc, #260]	; (8001ad8 <controlFSM_update+0x538>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 80019d6:	4b41      	ldr	r3, [pc, #260]	; (8001adc <controlFSM_update+0x53c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4619      	mov	r1, r3
 80019dc:	4840      	ldr	r0, [pc, #256]	; (8001ae0 <controlFSM_update+0x540>)
 80019de:	f000 f8b5 	bl	8001b4c <delayInit>
 80019e2:	e066      	b.n	8001ab2 <controlFSM_update+0x512>

				// If temperature is outside thresholds update state to T_ALERT

			} else if ((temp < minTemp && temp > maxTemp)
 80019e4:	4b3a      	ldr	r3, [pc, #232]	; (8001ad0 <controlFSM_update+0x530>)
 80019e6:	edd3 7a00 	vldr	s15, [r3]
 80019ea:	ed97 7a03 	vldr	s14, [r7, #12]
 80019ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f6:	dd27      	ble.n	8001a48 <controlFSM_update+0x4a8>
 80019f8:	4b35      	ldr	r3, [pc, #212]	; (8001ad0 <controlFSM_update+0x530>)
 80019fa:	edd3 7a00 	vldr	s15, [r3]
 80019fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	d51d      	bpl.n	8001a48 <controlFSM_update+0x4a8>
					&& (hum >= minHum && hum <= maxHum)) {
 8001a0c:	4b31      	ldr	r3, [pc, #196]	; (8001ad4 <controlFSM_update+0x534>)
 8001a0e:	edd3 7a00 	vldr	s15, [r3]
 8001a12:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1e:	d813      	bhi.n	8001a48 <controlFSM_update+0x4a8>
 8001a20:	4b2c      	ldr	r3, [pc, #176]	; (8001ad4 <controlFSM_update+0x534>)
 8001a22:	edd3 7a00 	vldr	s15, [r3]
 8001a26:	ed97 7a00 	vldr	s14, [r7]
 8001a2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a32:	db09      	blt.n	8001a48 <controlFSM_update+0x4a8>

				controlFSM_state = T_ALERT;
 8001a34:	4b28      	ldr	r3, [pc, #160]	; (8001ad8 <controlFSM_update+0x538>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001a3a:	4b28      	ldr	r3, [pc, #160]	; (8001adc <controlFSM_update+0x53c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4827      	ldr	r0, [pc, #156]	; (8001ae0 <controlFSM_update+0x540>)
 8001a42:	f000 f883 	bl	8001b4c <delayInit>
 8001a46:	e034      	b.n	8001ab2 <controlFSM_update+0x512>

				// If humidity is outside thresholds update state to H_ALERT

			} else if ((temp >= minTemp && temp <= maxTemp)
 8001a48:	4b21      	ldr	r3, [pc, #132]	; (8001ad0 <controlFSM_update+0x530>)
 8001a4a:	edd3 7a00 	vldr	s15, [r3]
 8001a4e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5a:	d900      	bls.n	8001a5e <controlFSM_update+0x4be>
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce

			}

		}
		break;
 8001a5c:	e032      	b.n	8001ac4 <controlFSM_update+0x524>
			} else if ((temp >= minTemp && temp <= maxTemp)
 8001a5e:	4b1c      	ldr	r3, [pc, #112]	; (8001ad0 <controlFSM_update+0x530>)
 8001a60:	edd3 7a00 	vldr	s15, [r3]
 8001a64:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a70:	da00      	bge.n	8001a74 <controlFSM_update+0x4d4>
		break;
 8001a72:	e027      	b.n	8001ac4 <controlFSM_update+0x524>
					&& (hum < minHum || hum > maxHum)) {
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <controlFSM_update+0x534>)
 8001a76:	edd3 7a00 	vldr	s15, [r3]
 8001a7a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a86:	dc0a      	bgt.n	8001a9e <controlFSM_update+0x4fe>
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <controlFSM_update+0x534>)
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	ed97 7a00 	vldr	s14, [r7]
 8001a92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9a:	d400      	bmi.n	8001a9e <controlFSM_update+0x4fe>
		break;
 8001a9c:	e012      	b.n	8001ac4 <controlFSM_update+0x524>
				controlFSM_state = H_ALERT;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <controlFSM_update+0x538>)
 8001aa0:	2202      	movs	r2, #2
 8001aa2:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001aa4:	4b0d      	ldr	r3, [pc, #52]	; (8001adc <controlFSM_update+0x53c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	480d      	ldr	r0, [pc, #52]	; (8001ae0 <controlFSM_update+0x540>)
 8001aac:	f000 f84e 	bl	8001b4c <delayInit>
		break;
 8001ab0:	e008      	b.n	8001ac4 <controlFSM_update+0x524>
 8001ab2:	e007      	b.n	8001ac4 <controlFSM_update+0x524>

	default:
		// default state for the FSM
		controlFSM_state = TH_NORMAL;
 8001ab4:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <controlFSM_update+0x538>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]

		break;
 8001aba:	e004      	b.n	8001ac6 <controlFSM_update+0x526>
		break;
 8001abc:	bf00      	nop
 8001abe:	e002      	b.n	8001ac6 <controlFSM_update+0x526>
		break;
 8001ac0:	bf00      	nop
 8001ac2:	e000      	b.n	8001ac6 <controlFSM_update+0x526>
		break;
 8001ac4:	bf00      	nop

	}
}
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	200002d0 	.word	0x200002d0
 8001ad4:	200002d4 	.word	0x200002d4
 8001ad8:	20000204 	.word	0x20000204
 8001adc:	20000004 	.word	0x20000004
 8001ae0:	200001f8 	.word	0x200001f8

08001ae4 <ledOff>:

// Function to turn off the led
void ledOff() {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2120      	movs	r1, #32
 8001aec:	4802      	ldr	r0, [pc, #8]	; (8001af8 <ledOff+0x14>)
 8001aee:	f000 ff0f 	bl	8002910 <HAL_GPIO_WritePin>
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40020000 	.word	0x40020000

08001afc <ledTalert>:

// Function to blink the led when there's a temperature alert TDELAY = 100

void ledTalert() {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b00:	2120      	movs	r1, #32
 8001b02:	4804      	ldr	r0, [pc, #16]	; (8001b14 <ledTalert+0x18>)
 8001b04:	f000 ff1d 	bl	8002942 <HAL_GPIO_TogglePin>
	HAL_Delay(BME_HAL_TDELAY);
 8001b08:	2064      	movs	r0, #100	; 0x64
 8001b0a:	f000 fc73 	bl	80023f4 <HAL_Delay>

}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40020000 	.word	0x40020000

08001b18 <ledHalert>:

// Function to blink the led when there's a humidity alert HDELAY = 500

void ledHalert() {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b1c:	2120      	movs	r1, #32
 8001b1e:	4804      	ldr	r0, [pc, #16]	; (8001b30 <ledHalert+0x18>)
 8001b20:	f000 ff0f 	bl	8002942 <HAL_GPIO_TogglePin>
	HAL_Delay(BME_HAL_HDELAY);
 8001b24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b28:	f000 fc64 	bl	80023f4 <HAL_Delay>

}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40020000 	.word	0x40020000

08001b34 <ledTHalert>:

// Function to turn on the led
void ledTHalert() {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	2120      	movs	r1, #32
 8001b3c:	4802      	ldr	r0, [pc, #8]	; (8001b48 <ledTHalert+0x14>)
 8001b3e:	f000 fee7 	bl	8002910 <HAL_GPIO_WritePin>

}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40020000 	.word	0x40020000

08001b4c <delayInit>:
#include <stdio.h>
#include "stm32f4xx_hal.h"

// Implement the function delayInit to establish the initial state

void delayInit( delay_t *delay, tick_t duration ) {
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]

	// check if the duration is valid ( non negative ):

	if (duration >= 0) {
		delay->duration = duration;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
		delay->running = false;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	721a      	strb	r2, [r3, #8]
	} else {
		printf("Error: Negative duration is not valid.");
		delay->duration = 0;
		delay->running = false;
	}
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <delayRead>:

// Check if the delay has finished

bool_t delayRead(delay_t *delay){
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b084      	sub	sp, #16
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]

	tick_t currentTime = HAL_GetTick();
 8001b76:	f000 fc31 	bl	80023dc <HAL_GetTick>
 8001b7a:	60f8      	str	r0, [r7, #12]

	if (delay->running) {
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	7a1b      	ldrb	r3, [r3, #8]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d00e      	beq.n	8001ba2 <delayRead+0x34>

		if (currentTime - delay->startTime >= delay->duration) {
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	1ad2      	subs	r2, r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d304      	bcc.n	8001b9e <delayRead+0x30>
			delay->running = false;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	721a      	strb	r2, [r3, #8]
			return true;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e008      	b.n	8001bb0 <delayRead+0x42>
		}
		else {
			return false;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	e006      	b.n	8001bb0 <delayRead+0x42>
		}

	}
	else {
		delay->running = true;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	721a      	strb	r2, [r3, #8]
		delay->startTime = currentTime;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	601a      	str	r2, [r3, #0]
		return false;
 8001bae:	2300      	movs	r3, #0
	}
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <i2c_Init>:
 * Define the clock speed, addressing mode and other configurations
 *
 */


bool_t i2c_Init() {
 8001bb8:	b5b0      	push	{r4, r5, r7, lr}
 8001bba:	b088      	sub	sp, #32
 8001bbc:	af00      	add	r7, sp, #0

	bool_t i2cInitOk = false;// Variable to save the I2C initialization status
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	77fb      	strb	r3, [r7, #31]


	// Configure the I2C parameters
	hi2c1.Instance = I2C1;
 8001bc2:	4b1b      	ldr	r3, [pc, #108]	; (8001c30 <i2c_Init+0x78>)
 8001bc4:	4a1b      	ldr	r2, [pc, #108]	; (8001c34 <i2c_Init+0x7c>)
 8001bc6:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001bc8:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <i2c_Init+0x78>)
 8001bca:	4a1b      	ldr	r2, [pc, #108]	; (8001c38 <i2c_Init+0x80>)
 8001bcc:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bce:	4b18      	ldr	r3, [pc, #96]	; (8001c30 <i2c_Init+0x78>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001bd4:	4b16      	ldr	r3, [pc, #88]	; (8001c30 <i2c_Init+0x78>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bda:	4b15      	ldr	r3, [pc, #84]	; (8001c30 <i2c_Init+0x78>)
 8001bdc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001be0:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be2:	4b13      	ldr	r3, [pc, #76]	; (8001c30 <i2c_Init+0x78>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001be8:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <i2c_Init+0x78>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bee:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <i2c_Init+0x78>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bf4:	4b0e      	ldr	r3, [pc, #56]	; (8001c30 <i2c_Init+0x78>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	621a      	str	r2, [r3, #32]

	if (HAL_I2C_Init(&hi2c1) == HAL_OK) {
 8001bfa:	480d      	ldr	r0, [pc, #52]	; (8001c30 <i2c_Init+0x78>)
 8001bfc:	f000 febc 	bl	8002978 <HAL_I2C_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d102      	bne.n	8001c0c <i2c_Init+0x54>
		i2cInitOk = true;
 8001c06:	2301      	movs	r3, #1
 8001c08:	77fb      	strb	r3, [r7, #31]
 8001c0a:	e00c      	b.n	8001c26 <i2c_Init+0x6e>

	} else {

		// Error handling: Print an error message over UART

		uint8_t errorMessage[] = "I2C Initialization Failed \r\n";
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <i2c_Init+0x84>)
 8001c0e:	463c      	mov	r4, r7
 8001c10:	461d      	mov	r5, r3
 8001c12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c16:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001c1a:	c407      	stmia	r4!, {r0, r1, r2}
 8001c1c:	7023      	strb	r3, [r4, #0]

		uartSendString(errorMessage);
 8001c1e:	463b      	mov	r3, r7
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 f8a1 	bl	8001d68 <uartSendString>

	}

	return i2cInitOk;
 8001c26:	7ffb      	ldrb	r3, [r7, #31]

}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3720      	adds	r7, #32
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c30:	20000208 	.word	0x20000208
 8001c34:	40005400 	.word	0x40005400
 8001c38:	000186a0 	.word	0x000186a0
 8001c3c:	08007b4c 	.word	0x08007b4c

08001c40 <i2c_Master_Trasmit>:
 * 	devAddress: Device address
 *  pData:		Pointer to data buffer to be transmitted
 *	size: 		Number of bytes to transmit
 */

void i2c_Master_Trasmit(uint8_t *pData, uint8_t devAddress, uint16_t size) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af02      	add	r7, sp, #8
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	70fb      	strb	r3, [r7, #3]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	803b      	strh	r3, [r7, #0]

	  HAL_I2C_Master_Transmit(&hi2c1, devAddress, pData, size, TIMEOUT);
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	b299      	uxth	r1, r3
 8001c54:	883b      	ldrh	r3, [r7, #0]
 8001c56:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c5a:	9200      	str	r2, [sp, #0]
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	4803      	ldr	r0, [pc, #12]	; (8001c6c <i2c_Master_Trasmit+0x2c>)
 8001c60:	f000 ffce 	bl	8002c00 <HAL_I2C_Master_Transmit>

}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000208 	.word	0x20000208

08001c70 <i2c_Mem_Write>:
 * 	memAddSize: Size of the memory address
 *  pData:		Pointer to data buffer to be written
 *	size: 		Number of bytes to write
 */

void i2c_Mem_Write(uint16_t devAddress, uint16_t memAddress, uint16_t memAddSize, uint8_t *pData, uint16_t size){
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b088      	sub	sp, #32
 8001c74:	af04      	add	r7, sp, #16
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	4603      	mov	r3, r0
 8001c7a:	81fb      	strh	r3, [r7, #14]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	81bb      	strh	r3, [r7, #12]
 8001c80:	4613      	mov	r3, r2
 8001c82:	817b      	strh	r3, [r7, #10]

	HAL_I2C_Mem_Write(&hi2c1, devAddress, memAddress, memAddSize , pData, size, TIMEOUT);
 8001c84:	8978      	ldrh	r0, [r7, #10]
 8001c86:	89ba      	ldrh	r2, [r7, #12]
 8001c88:	89f9      	ldrh	r1, [r7, #14]
 8001c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c8e:	9302      	str	r3, [sp, #8]
 8001c90:	8b3b      	ldrh	r3, [r7, #24]
 8001c92:	9301      	str	r3, [sp, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4803      	ldr	r0, [pc, #12]	; (8001ca8 <i2c_Mem_Write+0x38>)
 8001c9c:	f001 f8ae 	bl	8002dfc <HAL_I2C_Mem_Write>


}
 8001ca0:	bf00      	nop
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000208 	.word	0x20000208

08001cac <i2c_Mem_Read>:
 * 	memAddSize: Size of the memory address
 *  pData:		Pointer to data buffer to save data
 *	size: 		Number of bytes to read
 */

void i2c_Mem_Read(uint16_t devAddress, uint16_t memAddress, uint16_t memAddSize, uint8_t *pData, uint16_t size){
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b088      	sub	sp, #32
 8001cb0:	af04      	add	r7, sp, #16
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	81fb      	strh	r3, [r7, #14]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	81bb      	strh	r3, [r7, #12]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	817b      	strh	r3, [r7, #10]

	HAL_I2C_Mem_Read(&hi2c1, devAddress, memAddress, memAddSize , pData, size, TIMEOUT);
 8001cc0:	8978      	ldrh	r0, [r7, #10]
 8001cc2:	89ba      	ldrh	r2, [r7, #12]
 8001cc4:	89f9      	ldrh	r1, [r7, #14]
 8001cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cca:	9302      	str	r3, [sp, #8]
 8001ccc:	8b3b      	ldrh	r3, [r7, #24]
 8001cce:	9301      	str	r3, [sp, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4803      	ldr	r0, [pc, #12]	; (8001ce4 <i2c_Mem_Read+0x38>)
 8001cd8:	f001 f98a 	bl	8002ff0 <HAL_I2C_Mem_Read>
}
 8001cdc:	bf00      	nop
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000208 	.word	0x20000208

08001ce8 <uartInit>:
#define TIMEOUT 1000	// Define a timeout value for UART operations


static UART_HandleTypeDef uartHandler;	// Declare a UART_HandleTypeDef handle structure

bool_t uartInit(){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b092      	sub	sp, #72	; 0x48
 8001cec:	af00      	add	r7, sp, #0

	bool_t uartInitOk = false;	 // Variable to save the UART initialization status
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	// Configure the UART settings

	uartHandler.Instance = USART2;
 8001cf4:	4b19      	ldr	r3, [pc, #100]	; (8001d5c <uartInit+0x74>)
 8001cf6:	4a1a      	ldr	r2, [pc, #104]	; (8001d60 <uartInit+0x78>)
 8001cf8:	601a      	str	r2, [r3, #0]
	uartHandler.Init.BaudRate = 115200;	// BaudRate
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <uartInit+0x74>)
 8001cfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d00:	605a      	str	r2, [r3, #4]
	uartHandler.Init.WordLength = UART_WORDLENGTH_8B; //Word length
 8001d02:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <uartInit+0x74>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
	uartHandler.Init.StopBits = UART_STOPBITS_1;	// Stop bit
 8001d08:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <uartInit+0x74>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	60da      	str	r2, [r3, #12]
	uartHandler.Init.Parity = UART_PARITY_NONE;		//Parity
 8001d0e:	4b13      	ldr	r3, [pc, #76]	; (8001d5c <uartInit+0x74>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	611a      	str	r2, [r3, #16]
	uartHandler.Init.Mode = UART_MODE_TX_RX;	// UART Mode
 8001d14:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <uartInit+0x74>)
 8001d16:	220c      	movs	r2, #12
 8001d18:	615a      	str	r2, [r3, #20]
	uartHandler.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1a:	4b10      	ldr	r3, [pc, #64]	; (8001d5c <uartInit+0x74>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	619a      	str	r2, [r3, #24]
	uartHandler.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d20:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <uartInit+0x74>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	61da      	str	r2, [r3, #28]

	  if (HAL_UART_Init(&uartHandler) == HAL_OK)	// Check if the UART was initialized successfuly
 8001d26:	480d      	ldr	r0, [pc, #52]	; (8001d5c <uartInit+0x74>)
 8001d28:	f002 fc62 	bl	80045f0 <HAL_UART_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d10d      	bne.n	8001d4e <uartInit+0x66>
	  {

		  uartInitOk = true;
 8001d32:	2301      	movs	r3, #1
 8001d34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

		  // Print an initialization message over UART

	  	  uint8_t initialSettings[] = "UART Initialized at 115200 BaudRate, parity: NONE, Word Length 8 B\r\n";
 8001d38:	4a0a      	ldr	r2, [pc, #40]	; (8001d64 <uartInit+0x7c>)
 8001d3a:	463b      	mov	r3, r7
 8001d3c:	4611      	mov	r1, r2
 8001d3e:	2245      	movs	r2, #69	; 0x45
 8001d40:	4618      	mov	r0, r3
 8001d42:	f003 fde2 	bl	800590a <memcpy>

	  	  uartSendString(initialSettings);
 8001d46:	463b      	mov	r3, r7
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f000 f80d 	bl	8001d68 <uartSendString>


	  }

	  	  return uartInitOk;
 8001d4e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3748      	adds	r7, #72	; 0x48
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	2000025c 	.word	0x2000025c
 8001d60:	40004400 	.word	0x40004400
 8001d64:	08007b6c 	.word	0x08007b6c

08001d68 <uartSendString>:


void uartSendString(uint8_t * pstring){
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]


	uint8_t size = strlen((char * ) pstring);	// Get the size of the string
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f7fe fa85 	bl	8000280 <strlen>
 8001d76:	4603      	mov	r3, r0
 8001d78:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&uartHandler, pstring, size, TIMEOUT);	// Transmit the string over UART
 8001d7a:	7bfb      	ldrb	r3, [r7, #15]
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	4803      	ldr	r0, [pc, #12]	; (8001d94 <uartSendString+0x2c>)
 8001d86:	f002 fc83 	bl	8004690 <HAL_UART_Transmit>


}
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	2000025c 	.word	0x2000025c

08001d98 <trimmingParametersRead>:
 * this calibration parameters are used to calculate the actual values for T and H.
 * 		- Refer to datasheet page 24 >> 4.2.2 Trimming parameter readout
 *
 */

static void trimmingParametersRead(void) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08c      	sub	sp, #48	; 0x30
 8001d9c:	af02      	add	r7, sp, #8
	uint8_t calibData1[26];
	uint8_t calibData2[7];

	// Read the first portion of calibration data from memory address 0x88

	i2c_Mem_Read(BME280_ADDRESS, CALIBMEMADD1, MEMADDRESSSIZE, calibData1, CALIBDATASIZE1);
 8001d9e:	f107 030c 	add.w	r3, r7, #12
 8001da2:	2219      	movs	r2, #25
 8001da4:	9200      	str	r2, [sp, #0]
 8001da6:	2201      	movs	r2, #1
 8001da8:	2188      	movs	r1, #136	; 0x88
 8001daa:	20ec      	movs	r0, #236	; 0xec
 8001dac:	f7ff ff7e 	bl	8001cac <i2c_Mem_Read>

	// Read the second portion of calibration data from memory address 0x88

	i2c_Mem_Read(BME280_ADDRESS, CALIBMEMADD2, MEMADDRESSSIZE, calibData2, CALIBDATASIZE2);
 8001db0:	1d3b      	adds	r3, r7, #4
 8001db2:	2207      	movs	r2, #7
 8001db4:	9200      	str	r2, [sp, #0]
 8001db6:	2201      	movs	r2, #1
 8001db8:	21e1      	movs	r1, #225	; 0xe1
 8001dba:	20ec      	movs	r0, #236	; 0xec
 8001dbc:	f7ff ff76 	bl	8001cac <i2c_Mem_Read>

	// Calculate the compensation words for later evaluations

	dig_T1 = (calibData1[1] << 8) | calibData1[0];
 8001dc0:	7b7b      	ldrb	r3, [r7, #13]
 8001dc2:	021b      	lsls	r3, r3, #8
 8001dc4:	b21a      	sxth	r2, r3
 8001dc6:	7b3b      	ldrb	r3, [r7, #12]
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	4b4d      	ldr	r3, [pc, #308]	; (8001f08 <trimmingParametersRead+0x170>)
 8001dd2:	801a      	strh	r2, [r3, #0]
	dig_T2 = (calibData1[3] << 8) | calibData1[2];
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	b21a      	sxth	r2, r3
 8001dda:	7bbb      	ldrb	r3, [r7, #14]
 8001ddc:	b21b      	sxth	r3, r3
 8001dde:	4313      	orrs	r3, r2
 8001de0:	b21a      	sxth	r2, r3
 8001de2:	4b4a      	ldr	r3, [pc, #296]	; (8001f0c <trimmingParametersRead+0x174>)
 8001de4:	801a      	strh	r2, [r3, #0]
	dig_T3 = (calibData1[5] << 8) | calibData1[4];
 8001de6:	7c7b      	ldrb	r3, [r7, #17]
 8001de8:	021b      	lsls	r3, r3, #8
 8001dea:	b21a      	sxth	r2, r3
 8001dec:	7c3b      	ldrb	r3, [r7, #16]
 8001dee:	b21b      	sxth	r3, r3
 8001df0:	4313      	orrs	r3, r2
 8001df2:	b21a      	sxth	r2, r3
 8001df4:	4b46      	ldr	r3, [pc, #280]	; (8001f10 <trimmingParametersRead+0x178>)
 8001df6:	801a      	strh	r2, [r3, #0]
	dig_P1 = (calibData1[7] << 8) | calibData1[6];
 8001df8:	7cfb      	ldrb	r3, [r7, #19]
 8001dfa:	021b      	lsls	r3, r3, #8
 8001dfc:	b21a      	sxth	r2, r3
 8001dfe:	7cbb      	ldrb	r3, [r7, #18]
 8001e00:	b21b      	sxth	r3, r3
 8001e02:	4313      	orrs	r3, r2
 8001e04:	b21b      	sxth	r3, r3
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	4b42      	ldr	r3, [pc, #264]	; (8001f14 <trimmingParametersRead+0x17c>)
 8001e0a:	801a      	strh	r2, [r3, #0]
	dig_P2 = (calibData1[9] << 8) | calibData1[8];
 8001e0c:	7d7b      	ldrb	r3, [r7, #21]
 8001e0e:	021b      	lsls	r3, r3, #8
 8001e10:	b21a      	sxth	r2, r3
 8001e12:	7d3b      	ldrb	r3, [r7, #20]
 8001e14:	b21b      	sxth	r3, r3
 8001e16:	4313      	orrs	r3, r2
 8001e18:	b21a      	sxth	r2, r3
 8001e1a:	4b3f      	ldr	r3, [pc, #252]	; (8001f18 <trimmingParametersRead+0x180>)
 8001e1c:	801a      	strh	r2, [r3, #0]
	dig_P3 = (calibData1[11] << 8) | calibData1[10];
 8001e1e:	7dfb      	ldrb	r3, [r7, #23]
 8001e20:	021b      	lsls	r3, r3, #8
 8001e22:	b21a      	sxth	r2, r3
 8001e24:	7dbb      	ldrb	r3, [r7, #22]
 8001e26:	b21b      	sxth	r3, r3
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	b21a      	sxth	r2, r3
 8001e2c:	4b3b      	ldr	r3, [pc, #236]	; (8001f1c <trimmingParametersRead+0x184>)
 8001e2e:	801a      	strh	r2, [r3, #0]
	dig_P4 = (calibData1[13] << 8) | calibData1[12];
 8001e30:	7e7b      	ldrb	r3, [r7, #25]
 8001e32:	021b      	lsls	r3, r3, #8
 8001e34:	b21a      	sxth	r2, r3
 8001e36:	7e3b      	ldrb	r3, [r7, #24]
 8001e38:	b21b      	sxth	r3, r3
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	b21a      	sxth	r2, r3
 8001e3e:	4b38      	ldr	r3, [pc, #224]	; (8001f20 <trimmingParametersRead+0x188>)
 8001e40:	801a      	strh	r2, [r3, #0]
	dig_P5 = (calibData1[15] << 8) | calibData1[14];
 8001e42:	7efb      	ldrb	r3, [r7, #27]
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	b21a      	sxth	r2, r3
 8001e48:	7ebb      	ldrb	r3, [r7, #26]
 8001e4a:	b21b      	sxth	r3, r3
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	b21a      	sxth	r2, r3
 8001e50:	4b34      	ldr	r3, [pc, #208]	; (8001f24 <trimmingParametersRead+0x18c>)
 8001e52:	801a      	strh	r2, [r3, #0]
	dig_P6 = (calibData1[17] << 8) | calibData1[16];
 8001e54:	7f7b      	ldrb	r3, [r7, #29]
 8001e56:	021b      	lsls	r3, r3, #8
 8001e58:	b21a      	sxth	r2, r3
 8001e5a:	7f3b      	ldrb	r3, [r7, #28]
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	4b31      	ldr	r3, [pc, #196]	; (8001f28 <trimmingParametersRead+0x190>)
 8001e64:	801a      	strh	r2, [r3, #0]
	dig_P7 = (calibData1[19] << 8) | calibData1[18];
 8001e66:	7ffb      	ldrb	r3, [r7, #31]
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	7fbb      	ldrb	r3, [r7, #30]
 8001e6e:	b21b      	sxth	r3, r3
 8001e70:	4313      	orrs	r3, r2
 8001e72:	b21a      	sxth	r2, r3
 8001e74:	4b2d      	ldr	r3, [pc, #180]	; (8001f2c <trimmingParametersRead+0x194>)
 8001e76:	801a      	strh	r2, [r3, #0]
	dig_P8 = (calibData1[21] << 8) | calibData1[20];
 8001e78:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001e7c:	021b      	lsls	r3, r3, #8
 8001e7e:	b21a      	sxth	r2, r3
 8001e80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e84:	b21b      	sxth	r3, r3
 8001e86:	4313      	orrs	r3, r2
 8001e88:	b21a      	sxth	r2, r3
 8001e8a:	4b29      	ldr	r3, [pc, #164]	; (8001f30 <trimmingParametersRead+0x198>)
 8001e8c:	801a      	strh	r2, [r3, #0]
	dig_P9 = (calibData1[23] << 8) | calibData1[22];
 8001e8e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	b21a      	sxth	r2, r3
 8001e96:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001e9a:	b21b      	sxth	r3, r3
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	b21a      	sxth	r2, r3
 8001ea0:	4b24      	ldr	r3, [pc, #144]	; (8001f34 <trimmingParametersRead+0x19c>)
 8001ea2:	801a      	strh	r2, [r3, #0]
	dig_H1 = calibData1[24];
 8001ea4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	4b23      	ldr	r3, [pc, #140]	; (8001f38 <trimmingParametersRead+0x1a0>)
 8001eac:	801a      	strh	r2, [r3, #0]
	dig_H2 = (calibData2[1] << 8) | calibData2[0];
 8001eae:	797b      	ldrb	r3, [r7, #5]
 8001eb0:	021b      	lsls	r3, r3, #8
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	793b      	ldrb	r3, [r7, #4]
 8001eb6:	b21b      	sxth	r3, r3
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	b21a      	sxth	r2, r3
 8001ebc:	4b1f      	ldr	r3, [pc, #124]	; (8001f3c <trimmingParametersRead+0x1a4>)
 8001ebe:	801a      	strh	r2, [r3, #0]
	dig_H3 = calibData2[2];
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	4b1e      	ldr	r3, [pc, #120]	; (8001f40 <trimmingParametersRead+0x1a8>)
 8001ec6:	801a      	strh	r2, [r3, #0]
	dig_H4 = (calibData2[3] << 4) | (calibData2[4] & 0x0F);
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	011b      	lsls	r3, r3, #4
 8001ecc:	b21a      	sxth	r2, r3
 8001ece:	7a3b      	ldrb	r3, [r7, #8]
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	b21b      	sxth	r3, r3
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	b21a      	sxth	r2, r3
 8001edc:	4b19      	ldr	r3, [pc, #100]	; (8001f44 <trimmingParametersRead+0x1ac>)
 8001ede:	801a      	strh	r2, [r3, #0]
	dig_H5 = (calibData2[4] << 4) | (calibData2[5] >> 4);
 8001ee0:	7a3b      	ldrb	r3, [r7, #8]
 8001ee2:	011b      	lsls	r3, r3, #4
 8001ee4:	b21a      	sxth	r2, r3
 8001ee6:	7a7b      	ldrb	r3, [r7, #9]
 8001ee8:	091b      	lsrs	r3, r3, #4
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	b21b      	sxth	r3, r3
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	b21a      	sxth	r2, r3
 8001ef2:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <trimmingParametersRead+0x1b0>)
 8001ef4:	801a      	strh	r2, [r3, #0]
	dig_H6 = calibData2[6];
 8001ef6:	7abb      	ldrb	r3, [r7, #10]
 8001ef8:	b21a      	sxth	r2, r3
 8001efa:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <trimmingParametersRead+0x1b4>)
 8001efc:	801a      	strh	r2, [r3, #0]

}
 8001efe:	bf00      	nop
 8001f00:	3728      	adds	r7, #40	; 0x28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	200002a4 	.word	0x200002a4
 8001f0c:	200002ac 	.word	0x200002ac
 8001f10:	200002ae 	.word	0x200002ae
 8001f14:	200002a6 	.word	0x200002a6
 8001f18:	200002b0 	.word	0x200002b0
 8001f1c:	200002b2 	.word	0x200002b2
 8001f20:	200002b4 	.word	0x200002b4
 8001f24:	200002b6 	.word	0x200002b6
 8001f28:	200002b8 	.word	0x200002b8
 8001f2c:	200002ba 	.word	0x200002ba
 8001f30:	200002bc 	.word	0x200002bc
 8001f34:	200002be 	.word	0x200002be
 8001f38:	200002a8 	.word	0x200002a8
 8001f3c:	200002c0 	.word	0x200002c0
 8001f40:	200002aa 	.word	0x200002aa
 8001f44:	200002c2 	.word	0x200002c2
 8001f48:	200002c4 	.word	0x200002c4
 8001f4c:	200002c6 	.word	0x200002c6

08001f50 <BME280_init>:
 * Uses the recommended mode of operation suggested for indoor navigation - Datasheet page 20 -> 3.5.3
 * 		- Refer to datasheet page 26 >> 5. Global memory map and register description
 *
 */

void BME280_init(void) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af02      	add	r7, sp, #8

	// Read and set the calibration parameters required for sensor compensation

	trimmingParametersRead();
 8001f56:	f7ff ff1f 	bl	8001d98 <trimmingParametersRead>

	// Value required to reset the device
	uint8_t resetSeq = 0xB6;
 8001f5a:	23b6      	movs	r3, #182	; 0xb6
 8001f5c:	71fb      	strb	r3, [r7, #7]

	// Set the humidity data acquisition option (oversampling x 1)
	uint8_t ctrlHum = 0x01;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	71bb      	strb	r3, [r7, #6]
	/* Set the pressure and temperature data acquisition options
	 Bit 7, 6, 5 = temperature (oversampling x 16)
	 Bit 4, 3, 2 = pressure (skipped)
	 Bit 1, 0 = mode (normal mode)
	 */
	uint8_t ctrlMeas = 0b10100011;
 8001f62:	23a3      	movs	r3, #163	; 0xa3
 8001f64:	717b      	strb	r3, [r7, #5]
	 Bit 7, 6, 5 = controls inactive duration
	 in normal mode (tstandby 0.5 ms)
	 Bit 4, 3, 2 = IIR filter (filter coeficient 16)
	 Bit 0 = Enables 3-wire SPI (skipped)
	 */
	uint8_t config = 0b00010000;
 8001f66:	2310      	movs	r3, #16
 8001f68:	713b      	strb	r3, [r7, #4]

	// Performs a soft reset of the device

	i2c_Mem_Write(BME280_ADDRESS, RESET_REG, MEMADDRESSSIZE, &resetSeq, CMDWRITESIZE);
 8001f6a:	1dfb      	adds	r3, r7, #7
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	9200      	str	r2, [sp, #0]
 8001f70:	2201      	movs	r2, #1
 8001f72:	21e0      	movs	r1, #224	; 0xe0
 8001f74:	20ec      	movs	r0, #236	; 0xec
 8001f76:	f7ff fe7b 	bl	8001c70 <i2c_Mem_Write>

	HAL_Delay(BME_HAL_DELAY);
 8001f7a:	2064      	movs	r0, #100	; 0x64
 8001f7c:	f000 fa3a 	bl	80023f4 <HAL_Delay>

	// Configure control humidity register

	i2c_Mem_Write(BME280_ADDRESS, CTRL_HUM, MEMADDRESSSIZE, &ctrlHum, CMDWRITESIZE);
 8001f80:	1dbb      	adds	r3, r7, #6
 8001f82:	2201      	movs	r2, #1
 8001f84:	9200      	str	r2, [sp, #0]
 8001f86:	2201      	movs	r2, #1
 8001f88:	21f2      	movs	r1, #242	; 0xf2
 8001f8a:	20ec      	movs	r0, #236	; 0xec
 8001f8c:	f7ff fe70 	bl	8001c70 <i2c_Mem_Write>

	HAL_Delay(BME_HAL_DELAY);
 8001f90:	2064      	movs	r0, #100	; 0x64
 8001f92:	f000 fa2f 	bl	80023f4 <HAL_Delay>

	// Configure temperature and operation mode of the sensor

	i2c_Mem_Write(BME280_ADDRESS, CTRL_MEAS, MEMADDRESSSIZE, &ctrlMeas, CMDWRITESIZE);
 8001f96:	1d7b      	adds	r3, r7, #5
 8001f98:	2201      	movs	r2, #1
 8001f9a:	9200      	str	r2, [sp, #0]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	21f4      	movs	r1, #244	; 0xf4
 8001fa0:	20ec      	movs	r0, #236	; 0xec
 8001fa2:	f7ff fe65 	bl	8001c70 <i2c_Mem_Write>

	HAL_Delay(BME_HAL_DELAY);
 8001fa6:	2064      	movs	r0, #100	; 0x64
 8001fa8:	f000 fa24 	bl	80023f4 <HAL_Delay>

	// Set the configuration registers

	i2c_Mem_Write(BME280_ADDRESS, CONFIG_REG, MEMADDRESSSIZE, &config, CMDWRITESIZE);
 8001fac:	1d3b      	adds	r3, r7, #4
 8001fae:	2201      	movs	r2, #1
 8001fb0:	9200      	str	r2, [sp, #0]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	21f5      	movs	r1, #245	; 0xf5
 8001fb6:	20ec      	movs	r0, #236	; 0xec
 8001fb8:	f7ff fe5a 	bl	8001c70 <i2c_Mem_Write>

	HAL_Delay(BME_HAL_DELAY);
 8001fbc:	2064      	movs	r0, #100	; 0x64
 8001fbe:	f000 fa19 	bl	80023f4 <HAL_Delay>

}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
	...

08001fcc <BME280_read>:
	tADC = (sensorData[3] << 12) | (sensorData[4] << 4) | (sensorData[5] >> 4);
	hADC = (sensorData[6] << 8) | sensorData[7];

}*/

static uint8_t BME280_read(void) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af02      	add	r7, sp, #8
	// Variable to save the chipID read in the sensor
	uint8_t chipID;


	// Read the chip id
	i2c_Mem_Read(BME280_ADDRESS, CHIPIDREG, MEMADDRESSSIZE, &chipID, MEMADDRESSSIZE);
 8001fd2:	1dfb      	adds	r3, r7, #7
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	9200      	str	r2, [sp, #0]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	21d0      	movs	r1, #208	; 0xd0
 8001fdc:	20ec      	movs	r0, #236	; 0xec
 8001fde:	f7ff fe65 	bl	8001cac <i2c_Mem_Read>


	if (chipID == 0x60){	// If the chip ID is 0x60, the device is read and perform the raw data reading
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	2b60      	cmp	r3, #96	; 0x60
 8001fe6:	d11b      	bne.n	8002020 <BME280_read+0x54>

	i2c_Mem_Read(BME280_ADDRESS, RAWDATAREG1, MEMADDRESSSIZE, sensorData, RAWDATASIZE);
 8001fe8:	f107 0308 	add.w	r3, r7, #8
 8001fec:	2208      	movs	r2, #8
 8001fee:	9200      	str	r2, [sp, #0]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	21f7      	movs	r1, #247	; 0xf7
 8001ff4:	20ec      	movs	r0, #236	; 0xec
 8001ff6:	f7ff fe59 	bl	8001cac <i2c_Mem_Read>

	tADC = (sensorData[3] << 12) | (sensorData[4] << 4) | (sensorData[5] >> 4);
 8001ffa:	7afb      	ldrb	r3, [r7, #11]
 8001ffc:	031a      	lsls	r2, r3, #12
 8001ffe:	7b3b      	ldrb	r3, [r7, #12]
 8002000:	011b      	lsls	r3, r3, #4
 8002002:	4313      	orrs	r3, r2
 8002004:	7b7a      	ldrb	r2, [r7, #13]
 8002006:	0912      	lsrs	r2, r2, #4
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	4313      	orrs	r3, r2
 800200c:	4a07      	ldr	r2, [pc, #28]	; (800202c <BME280_read+0x60>)
 800200e:	6013      	str	r3, [r2, #0]
	hADC = (sensorData[6] << 8) | sensorData[7];
 8002010:	7bbb      	ldrb	r3, [r7, #14]
 8002012:	021b      	lsls	r3, r3, #8
 8002014:	7bfa      	ldrb	r2, [r7, #15]
 8002016:	4313      	orrs	r3, r2
 8002018:	4a05      	ldr	r2, [pc, #20]	; (8002030 <BME280_read+0x64>)
 800201a:	6013      	str	r3, [r2, #0]

		return 0;
 800201c:	2300      	movs	r3, #0
 800201e:	e000      	b.n	8002022 <BME280_read+0x56>
	}

	else return 1;
 8002020:	2301      	movs	r3, #1

}
 8002022:	4618      	mov	r0, r3
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200002c8 	.word	0x200002c8
 8002030:	200002cc 	.word	0x200002cc

08002034 <BME280_compensate_T_int32>:
// Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123 equals 51.23 DegC.
// t_fine carries fine temperature as global value

static BME280_S32_t t_fine;

static BME280_S32_t BME280_compensate_T_int32(BME280_S32_t adc_T) {
 8002034:	b480      	push	{r7}
 8002036:	b087      	sub	sp, #28
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
	BME280_S32_t var1, var2, T;
	var1 = ((((adc_T >> 3) - ((BME280_S32_t) dig_T1 << 1)))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	10da      	asrs	r2, r3, #3
 8002040:	4b19      	ldr	r3, [pc, #100]	; (80020a8 <BME280_compensate_T_int32+0x74>)
 8002042:	881b      	ldrh	r3, [r3, #0]
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	1ad3      	subs	r3, r2, r3
			* ((BME280_S32_t) dig_T2)) >> 11;
 8002048:	4a18      	ldr	r2, [pc, #96]	; (80020ac <BME280_compensate_T_int32+0x78>)
 800204a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800204e:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_T >> 3) - ((BME280_S32_t) dig_T1 << 1)))
 8002052:	12db      	asrs	r3, r3, #11
 8002054:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T >> 4) - ((BME280_S32_t) dig_T1))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	111b      	asrs	r3, r3, #4
 800205a:	4a13      	ldr	r2, [pc, #76]	; (80020a8 <BME280_compensate_T_int32+0x74>)
 800205c:	8812      	ldrh	r2, [r2, #0]
 800205e:	1a9b      	subs	r3, r3, r2
			* ((adc_T >> 4) - ((BME280_S32_t) dig_T1))) >> 12)
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	1112      	asrs	r2, r2, #4
 8002064:	4910      	ldr	r1, [pc, #64]	; (80020a8 <BME280_compensate_T_int32+0x74>)
 8002066:	8809      	ldrh	r1, [r1, #0]
 8002068:	1a52      	subs	r2, r2, r1
 800206a:	fb02 f303 	mul.w	r3, r2, r3
 800206e:	131b      	asrs	r3, r3, #12
			* ((BME280_S32_t) dig_T3)) >> 14;
 8002070:	4a0f      	ldr	r2, [pc, #60]	; (80020b0 <BME280_compensate_T_int32+0x7c>)
 8002072:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002076:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_T >> 4) - ((BME280_S32_t) dig_T1))
 800207a:	139b      	asrs	r3, r3, #14
 800207c:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	4413      	add	r3, r2
 8002084:	4a0b      	ldr	r2, [pc, #44]	; (80020b4 <BME280_compensate_T_int32+0x80>)
 8002086:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8002088:	4b0a      	ldr	r3, [pc, #40]	; (80020b4 <BME280_compensate_T_int32+0x80>)
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	4613      	mov	r3, r2
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	3380      	adds	r3, #128	; 0x80
 8002094:	121b      	asrs	r3, r3, #8
 8002096:	60fb      	str	r3, [r7, #12]
	return T;
 8002098:	68fb      	ldr	r3, [r7, #12]
}
 800209a:	4618      	mov	r0, r3
 800209c:	371c      	adds	r7, #28
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	200002a4 	.word	0x200002a4
 80020ac:	200002ac 	.word	0x200002ac
 80020b0:	200002ae 	.word	0x200002ae
 80020b4:	200002d8 	.word	0x200002d8

080020b8 <bme280_compensate_H_int32>:

// Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
// Output value of 47445 represents 47445/1024 = 46.333 %RH

static BME280_U32_t bme280_compensate_H_int32(BME280_S32_t adc_H) {
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
	BME280_S32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((BME280_S32_t) 76800));
 80020c0:	4b2c      	ldr	r3, [pc, #176]	; (8002174 <bme280_compensate_H_int32+0xbc>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80020c8:	60fb      	str	r3, [r7, #12]
	v_x1_u32r =
			(((((adc_H << 14) - (((BME280_S32_t) dig_H4) << 20)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	039a      	lsls	r2, r3, #14
 80020ce:	4b2a      	ldr	r3, [pc, #168]	; (8002178 <bme280_compensate_H_int32+0xc0>)
 80020d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020d4:	051b      	lsls	r3, r3, #20
 80020d6:	1ad2      	subs	r2, r2, r3
					- (((BME280_S32_t) dig_H5) * v_x1_u32r))
 80020d8:	4b28      	ldr	r3, [pc, #160]	; (800217c <bme280_compensate_H_int32+0xc4>)
 80020da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020de:	4619      	mov	r1, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	fb01 f303 	mul.w	r3, r1, r3
 80020e6:	1ad3      	subs	r3, r2, r3
					+ ((BME280_S32_t) 16384)) >> 15)
 80020e8:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80020ec:	13db      	asrs	r3, r3, #15
					* (((((((v_x1_u32r * ((BME280_S32_t) dig_H6)) >> 10)
 80020ee:	4a24      	ldr	r2, [pc, #144]	; (8002180 <bme280_compensate_H_int32+0xc8>)
 80020f0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80020f4:	4611      	mov	r1, r2
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	fb01 f202 	mul.w	r2, r1, r2
 80020fc:	1292      	asrs	r2, r2, #10
							* (((v_x1_u32r * ((BME280_S32_t) dig_H3)) >> 11)
 80020fe:	4921      	ldr	r1, [pc, #132]	; (8002184 <bme280_compensate_H_int32+0xcc>)
 8002100:	8809      	ldrh	r1, [r1, #0]
 8002102:	4608      	mov	r0, r1
 8002104:	68f9      	ldr	r1, [r7, #12]
 8002106:	fb00 f101 	mul.w	r1, r0, r1
 800210a:	12c9      	asrs	r1, r1, #11
									+ ((BME280_S32_t) 32768))) >> 10)
 800210c:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
							* (((v_x1_u32r * ((BME280_S32_t) dig_H3)) >> 11)
 8002110:	fb01 f202 	mul.w	r2, r1, r2
									+ ((BME280_S32_t) 32768))) >> 10)
 8002114:	1292      	asrs	r2, r2, #10
							+ ((BME280_S32_t) 2097152))
 8002116:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
							* ((BME280_S32_t) dig_H2) + 8192) >> 14));
 800211a:	491b      	ldr	r1, [pc, #108]	; (8002188 <bme280_compensate_H_int32+0xd0>)
 800211c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002120:	fb01 f202 	mul.w	r2, r1, r2
 8002124:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002128:	1392      	asrs	r2, r2, #14
	v_x1_u32r =
 800212a:	fb02 f303 	mul.w	r3, r2, r3
 800212e:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	13db      	asrs	r3, r3, #15
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	13d2      	asrs	r2, r2, #15
 8002138:	fb02 f303 	mul.w	r3, r2, r3
 800213c:	11db      	asrs	r3, r3, #7
					* ((BME280_S32_t) dig_H1)) >> 4));
 800213e:	4a13      	ldr	r2, [pc, #76]	; (800218c <bme280_compensate_H_int32+0xd4>)
 8002140:	8812      	ldrh	r2, [r2, #0]
 8002142:	fb02 f303 	mul.w	r3, r2, r3
 8002146:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002154:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 800215c:	bfa8      	it	ge
 800215e:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8002162:	60fb      	str	r3, [r7, #12]
	return (BME280_U32_t) (v_x1_u32r >> 12);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	131b      	asrs	r3, r3, #12
}
 8002168:	4618      	mov	r0, r3
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	200002d8 	.word	0x200002d8
 8002178:	200002c2 	.word	0x200002c2
 800217c:	200002c4 	.word	0x200002c4
 8002180:	200002c6 	.word	0x200002c6
 8002184:	200002aa 	.word	0x200002aa
 8002188:	200002c0 	.word	0x200002c0
 800218c:	200002a8 	.word	0x200002a8

08002190 <BME280_calculate>:
	temp = BME280_compensate_T_int32(tADC) / 100.0;
	hum = bme280_compensate_H_int32(hADC) / 1024.0;

}*/

void BME280_calculate(void) {
 8002190:	b5b0      	push	{r4, r5, r7, lr}
 8002192:	b08c      	sub	sp, #48	; 0x30
 8002194:	af00      	add	r7, sp, #0

	if (BME280_read() == 0) {	// Calls BME280 function if return 0 (device was read)
 8002196:	f7ff ff19 	bl	8001fcc <BME280_read>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d12e      	bne.n	80021fe <BME280_calculate+0x6e>

	temp = BME280_compensate_T_int32(tADC) / 100.0;
 80021a0:	4b24      	ldr	r3, [pc, #144]	; (8002234 <BME280_calculate+0xa4>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff45 	bl	8002034 <BME280_compensate_T_int32>
 80021aa:	4603      	mov	r3, r0
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7fe f9c1 	bl	8000534 <__aeabi_i2d>
 80021b2:	f04f 0200 	mov.w	r2, #0
 80021b6:	4b20      	ldr	r3, [pc, #128]	; (8002238 <BME280_calculate+0xa8>)
 80021b8:	f7fe fb50 	bl	800085c <__aeabi_ddiv>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	4610      	mov	r0, r2
 80021c2:	4619      	mov	r1, r3
 80021c4:	f7fe fcf8 	bl	8000bb8 <__aeabi_d2f>
 80021c8:	4603      	mov	r3, r0
 80021ca:	4a1c      	ldr	r2, [pc, #112]	; (800223c <BME280_calculate+0xac>)
 80021cc:	6013      	str	r3, [r2, #0]
	hum = bme280_compensate_H_int32(hADC) / 1024.0;
 80021ce:	4b1c      	ldr	r3, [pc, #112]	; (8002240 <BME280_calculate+0xb0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff ff70 	bl	80020b8 <bme280_compensate_H_int32>
 80021d8:	4603      	mov	r3, r0
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe f99a 	bl	8000514 <__aeabi_ui2d>
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	4b17      	ldr	r3, [pc, #92]	; (8002244 <BME280_calculate+0xb4>)
 80021e6:	f7fe fb39 	bl	800085c <__aeabi_ddiv>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4610      	mov	r0, r2
 80021f0:	4619      	mov	r1, r3
 80021f2:	f7fe fce1 	bl	8000bb8 <__aeabi_d2f>
 80021f6:	4603      	mov	r3, r0
 80021f8:	4a13      	ldr	r2, [pc, #76]	; (8002248 <BME280_calculate+0xb8>)
 80021fa:	6013      	str	r3, [r2, #0]
		uint8_t errorMessage[] = "Device not ready. Check device connection\r\n";

				uartSendString(errorMessage);
	}

}
 80021fc:	e016      	b.n	800222c <BME280_calculate+0x9c>
		temp = 0;
 80021fe:	4b0f      	ldr	r3, [pc, #60]	; (800223c <BME280_calculate+0xac>)
 8002200:	f04f 0200 	mov.w	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
		hum = 0;
 8002206:	4b10      	ldr	r3, [pc, #64]	; (8002248 <BME280_calculate+0xb8>)
 8002208:	f04f 0200 	mov.w	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
		uint8_t errorMessage[] = "Device not ready. Check device connection\r\n";
 800220e:	4b0f      	ldr	r3, [pc, #60]	; (800224c <BME280_calculate+0xbc>)
 8002210:	1d3c      	adds	r4, r7, #4
 8002212:	461d      	mov	r5, r3
 8002214:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002216:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002218:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800221a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800221c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002220:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				uartSendString(errorMessage);
 8002224:	1d3b      	adds	r3, r7, #4
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff fd9e 	bl	8001d68 <uartSendString>
}
 800222c:	bf00      	nop
 800222e:	3730      	adds	r7, #48	; 0x30
 8002230:	46bd      	mov	sp, r7
 8002232:	bdb0      	pop	{r4, r5, r7, pc}
 8002234:	200002c8 	.word	0x200002c8
 8002238:	40590000 	.word	0x40590000
 800223c:	200002d0 	.word	0x200002d0
 8002240:	200002cc 	.word	0x200002cc
 8002244:	40900000 	.word	0x40900000
 8002248:	200002d4 	.word	0x200002d4
 800224c:	08007bb4 	.word	0x08007bb4

08002250 <LCD_init>:

#define INITIALDELAY 20



void LCD_init(){
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0

	HAL_Delay(20);
 8002254:	2014      	movs	r0, #20
 8002256:	f000 f8cd 	bl	80023f4 <HAL_Delay>
	LCD_sendCMD(0x30);
 800225a:	2030      	movs	r0, #48	; 0x30
 800225c:	f000 f829 	bl	80022b2 <LCD_sendCMD>
	HAL_Delay(10);
 8002260:	200a      	movs	r0, #10
 8002262:	f000 f8c7 	bl	80023f4 <HAL_Delay>
	LCD_sendCMD(0x30);
 8002266:	2030      	movs	r0, #48	; 0x30
 8002268:	f000 f823 	bl	80022b2 <LCD_sendCMD>
	HAL_Delay(1);
 800226c:	2001      	movs	r0, #1
 800226e:	f000 f8c1 	bl	80023f4 <HAL_Delay>
	LCD_sendCMD(0x30);
 8002272:	2030      	movs	r0, #48	; 0x30
 8002274:	f000 f81d 	bl	80022b2 <LCD_sendCMD>
	LCD_sendCMD(0x20);
 8002278:	2020      	movs	r0, #32
 800227a:	f000 f81a 	bl	80022b2 <LCD_sendCMD>

	// Initial settings

	LCD_sendCMD(0x28); 	// Function set DL = 0 (4 bit mode) N = 1 (2 Lines) F = - (5x7 style)
 800227e:	2028      	movs	r0, #40	; 0x28
 8002280:	f000 f817 	bl	80022b2 <LCD_sendCMD>
	LCD_sendCMD(0x08);	// Display Switch off
 8002284:	2008      	movs	r0, #8
 8002286:	f000 f814 	bl	80022b2 <LCD_sendCMD>
	LCD_sendCMD(0x01);	// Clear display
 800228a:	2001      	movs	r0, #1
 800228c:	f000 f811 	bl	80022b2 <LCD_sendCMD>
	HAL_Delay(2);
 8002290:	2002      	movs	r0, #2
 8002292:	f000 f8af 	bl	80023f4 <HAL_Delay>
	LCD_sendCMD(0x06);	// Entry mode
 8002296:	2006      	movs	r0, #6
 8002298:	f000 f80b 	bl	80022b2 <LCD_sendCMD>
	LCD_sendCMD(0x0C);	// Display Switch on
 800229c:	200c      	movs	r0, #12
 800229e:	f000 f808 	bl	80022b2 <LCD_sendCMD>
	LCD_sendCMD(0x01);	// Clear display
 80022a2:	2001      	movs	r0, #1
 80022a4:	f000 f805 	bl	80022b2 <LCD_sendCMD>
	HAL_Delay(2);
 80022a8:	2002      	movs	r0, #2
 80022aa:	f000 f8a3 	bl	80023f4 <HAL_Delay>


}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <LCD_sendCMD>:


void LCD_sendCMD(char command){
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b084      	sub	sp, #16
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	4603      	mov	r3, r0
 80022ba:	71fb      	strb	r3, [r7, #7]

	uint8_t cmdMSB = (command & 0xF0);
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	f023 030f 	bic.w	r3, r3, #15
 80022c2:	73fb      	strb	r3, [r7, #15]
	uint8_t cmdLSB = ((command << 4) & 0xF0);
 80022c4:	79fb      	ldrb	r3, [r7, #7]
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	73bb      	strb	r3, [r7, #14]
	uint8_t enableOn = 0x0C;
 80022ca:	230c      	movs	r3, #12
 80022cc:	737b      	strb	r3, [r7, #13]
	uint8_t enableOff = 0x08;
 80022ce:	2308      	movs	r3, #8
 80022d0:	733b      	strb	r3, [r7, #12]

	uint8_t sendCMD[4] = {
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	7b7b      	ldrb	r3, [r7, #13]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	723b      	strb	r3, [r7, #8]
 80022dc:	7bfa      	ldrb	r2, [r7, #15]
 80022de:	7b3b      	ldrb	r3, [r7, #12]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	727b      	strb	r3, [r7, #9]
 80022e6:	7bba      	ldrb	r2, [r7, #14]
 80022e8:	7b7b      	ldrb	r3, [r7, #13]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	72bb      	strb	r3, [r7, #10]
 80022f0:	7bba      	ldrb	r2, [r7, #14]
 80022f2:	7b3b      	ldrb	r3, [r7, #12]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	72fb      	strb	r3, [r7, #11]
			cmdMSB | enableOn,
			cmdMSB | enableOff,
			cmdLSB | enableOn,
			cmdLSB | enableOff};

	i2c_Master_Trasmit(sendCMD, 0x4E, 4);
 80022fa:	f107 0308 	add.w	r3, r7, #8
 80022fe:	2204      	movs	r2, #4
 8002300:	214e      	movs	r1, #78	; 0x4e
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff fc9c 	bl	8001c40 <i2c_Master_Trasmit>

}
 8002308:	bf00      	nop
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002314:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0d      	ldr	r2, [pc, #52]	; (8002350 <HAL_Init+0x40>)
 800231a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800231e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002320:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <HAL_Init+0x40>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a0a      	ldr	r2, [pc, #40]	; (8002350 <HAL_Init+0x40>)
 8002326:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800232a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800232c:	4b08      	ldr	r3, [pc, #32]	; (8002350 <HAL_Init+0x40>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a07      	ldr	r2, [pc, #28]	; (8002350 <HAL_Init+0x40>)
 8002332:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002336:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002338:	2003      	movs	r0, #3
 800233a:	f000 f931 	bl	80025a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800233e:	2000      	movs	r0, #0
 8002340:	f000 f808 	bl	8002354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002344:	f7fe ff2e 	bl	80011a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40023c00 	.word	0x40023c00

08002354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800235c:	4b12      	ldr	r3, [pc, #72]	; (80023a8 <HAL_InitTick+0x54>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	4b12      	ldr	r3, [pc, #72]	; (80023ac <HAL_InitTick+0x58>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	4619      	mov	r1, r3
 8002366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800236a:	fbb3 f3f1 	udiv	r3, r3, r1
 800236e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002372:	4618      	mov	r0, r3
 8002374:	f000 f93b 	bl	80025ee <HAL_SYSTICK_Config>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e00e      	b.n	80023a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2b0f      	cmp	r3, #15
 8002386:	d80a      	bhi.n	800239e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002388:	2200      	movs	r2, #0
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002390:	f000 f911 	bl	80025b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002394:	4a06      	ldr	r2, [pc, #24]	; (80023b0 <HAL_InitTick+0x5c>)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	e000      	b.n	80023a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20000000 	.word	0x20000000
 80023ac:	2000000c 	.word	0x2000000c
 80023b0:	20000008 	.word	0x20000008

080023b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023b8:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <HAL_IncTick+0x20>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	461a      	mov	r2, r3
 80023be:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <HAL_IncTick+0x24>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4413      	add	r3, r2
 80023c4:	4a04      	ldr	r2, [pc, #16]	; (80023d8 <HAL_IncTick+0x24>)
 80023c6:	6013      	str	r3, [r2, #0]
}
 80023c8:	bf00      	nop
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	2000000c 	.word	0x2000000c
 80023d8:	200002dc 	.word	0x200002dc

080023dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  return uwTick;
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <HAL_GetTick+0x14>)
 80023e2:	681b      	ldr	r3, [r3, #0]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	200002dc 	.word	0x200002dc

080023f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023fc:	f7ff ffee 	bl	80023dc <HAL_GetTick>
 8002400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800240c:	d005      	beq.n	800241a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800240e:	4b0a      	ldr	r3, [pc, #40]	; (8002438 <HAL_Delay+0x44>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	461a      	mov	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	4413      	add	r3, r2
 8002418:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800241a:	bf00      	nop
 800241c:	f7ff ffde 	bl	80023dc <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	429a      	cmp	r2, r3
 800242a:	d8f7      	bhi.n	800241c <HAL_Delay+0x28>
  {
  }
}
 800242c:	bf00      	nop
 800242e:	bf00      	nop
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	2000000c 	.word	0x2000000c

0800243c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800244c:	4b0c      	ldr	r3, [pc, #48]	; (8002480 <__NVIC_SetPriorityGrouping+0x44>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002458:	4013      	ands	r3, r2
 800245a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002464:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800246c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800246e:	4a04      	ldr	r2, [pc, #16]	; (8002480 <__NVIC_SetPriorityGrouping+0x44>)
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	60d3      	str	r3, [r2, #12]
}
 8002474:	bf00      	nop
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002488:	4b04      	ldr	r3, [pc, #16]	; (800249c <__NVIC_GetPriorityGrouping+0x18>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	0a1b      	lsrs	r3, r3, #8
 800248e:	f003 0307 	and.w	r3, r3, #7
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	6039      	str	r1, [r7, #0]
 80024aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	db0a      	blt.n	80024ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	490c      	ldr	r1, [pc, #48]	; (80024ec <__NVIC_SetPriority+0x4c>)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	0112      	lsls	r2, r2, #4
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	440b      	add	r3, r1
 80024c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024c8:	e00a      	b.n	80024e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	4908      	ldr	r1, [pc, #32]	; (80024f0 <__NVIC_SetPriority+0x50>)
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	f003 030f 	and.w	r3, r3, #15
 80024d6:	3b04      	subs	r3, #4
 80024d8:	0112      	lsls	r2, r2, #4
 80024da:	b2d2      	uxtb	r2, r2
 80024dc:	440b      	add	r3, r1
 80024de:	761a      	strb	r2, [r3, #24]
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	e000e100 	.word	0xe000e100
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b089      	sub	sp, #36	; 0x24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	f1c3 0307 	rsb	r3, r3, #7
 800250e:	2b04      	cmp	r3, #4
 8002510:	bf28      	it	cs
 8002512:	2304      	movcs	r3, #4
 8002514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	3304      	adds	r3, #4
 800251a:	2b06      	cmp	r3, #6
 800251c:	d902      	bls.n	8002524 <NVIC_EncodePriority+0x30>
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3b03      	subs	r3, #3
 8002522:	e000      	b.n	8002526 <NVIC_EncodePriority+0x32>
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	fa02 f303 	lsl.w	r3, r2, r3
 8002532:	43da      	mvns	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	401a      	ands	r2, r3
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800253c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa01 f303 	lsl.w	r3, r1, r3
 8002546:	43d9      	mvns	r1, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800254c:	4313      	orrs	r3, r2
         );
}
 800254e:	4618      	mov	r0, r3
 8002550:	3724      	adds	r7, #36	; 0x24
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
	...

0800255c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3b01      	subs	r3, #1
 8002568:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800256c:	d301      	bcc.n	8002572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800256e:	2301      	movs	r3, #1
 8002570:	e00f      	b.n	8002592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002572:	4a0a      	ldr	r2, [pc, #40]	; (800259c <SysTick_Config+0x40>)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3b01      	subs	r3, #1
 8002578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800257a:	210f      	movs	r1, #15
 800257c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002580:	f7ff ff8e 	bl	80024a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002584:	4b05      	ldr	r3, [pc, #20]	; (800259c <SysTick_Config+0x40>)
 8002586:	2200      	movs	r2, #0
 8002588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800258a:	4b04      	ldr	r3, [pc, #16]	; (800259c <SysTick_Config+0x40>)
 800258c:	2207      	movs	r2, #7
 800258e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	e000e010 	.word	0xe000e010

080025a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f7ff ff47 	bl	800243c <__NVIC_SetPriorityGrouping>
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b086      	sub	sp, #24
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	4603      	mov	r3, r0
 80025be:	60b9      	str	r1, [r7, #8]
 80025c0:	607a      	str	r2, [r7, #4]
 80025c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025c8:	f7ff ff5c 	bl	8002484 <__NVIC_GetPriorityGrouping>
 80025cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	68b9      	ldr	r1, [r7, #8]
 80025d2:	6978      	ldr	r0, [r7, #20]
 80025d4:	f7ff ff8e 	bl	80024f4 <NVIC_EncodePriority>
 80025d8:	4602      	mov	r2, r0
 80025da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025de:	4611      	mov	r1, r2
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff ff5d 	bl	80024a0 <__NVIC_SetPriority>
}
 80025e6:	bf00      	nop
 80025e8:	3718      	adds	r7, #24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b082      	sub	sp, #8
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7ff ffb0 	bl	800255c <SysTick_Config>
 80025fc:	4603      	mov	r3, r0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
	...

08002608 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002608:	b480      	push	{r7}
 800260a:	b089      	sub	sp, #36	; 0x24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800261a:	2300      	movs	r3, #0
 800261c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800261e:	2300      	movs	r3, #0
 8002620:	61fb      	str	r3, [r7, #28]
 8002622:	e159      	b.n	80028d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002624:	2201      	movs	r2, #1
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	429a      	cmp	r2, r3
 800263e:	f040 8148 	bne.w	80028d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f003 0303 	and.w	r3, r3, #3
 800264a:	2b01      	cmp	r3, #1
 800264c:	d005      	beq.n	800265a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002656:	2b02      	cmp	r3, #2
 8002658:	d130      	bne.n	80026bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	2203      	movs	r2, #3
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	68da      	ldr	r2, [r3, #12]
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002690:	2201      	movs	r2, #1
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	091b      	lsrs	r3, r3, #4
 80026a6:	f003 0201 	and.w	r2, r3, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 0303 	and.w	r3, r3, #3
 80026c4:	2b03      	cmp	r3, #3
 80026c6:	d017      	beq.n	80026f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	2203      	movs	r2, #3
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d123      	bne.n	800274c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	08da      	lsrs	r2, r3, #3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3208      	adds	r2, #8
 800270c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002710:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	f003 0307 	and.w	r3, r3, #7
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	220f      	movs	r2, #15
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	43db      	mvns	r3, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	691a      	ldr	r2, [r3, #16]
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4313      	orrs	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	08da      	lsrs	r2, r3, #3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	3208      	adds	r2, #8
 8002746:	69b9      	ldr	r1, [r7, #24]
 8002748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	2203      	movs	r2, #3
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4013      	ands	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f003 0203 	and.w	r2, r3, #3
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	4313      	orrs	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 80a2 	beq.w	80028d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	4b57      	ldr	r3, [pc, #348]	; (80028f0 <HAL_GPIO_Init+0x2e8>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002796:	4a56      	ldr	r2, [pc, #344]	; (80028f0 <HAL_GPIO_Init+0x2e8>)
 8002798:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800279c:	6453      	str	r3, [r2, #68]	; 0x44
 800279e:	4b54      	ldr	r3, [pc, #336]	; (80028f0 <HAL_GPIO_Init+0x2e8>)
 80027a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027aa:	4a52      	ldr	r2, [pc, #328]	; (80028f4 <HAL_GPIO_Init+0x2ec>)
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	089b      	lsrs	r3, r3, #2
 80027b0:	3302      	adds	r3, #2
 80027b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f003 0303 	and.w	r3, r3, #3
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	220f      	movs	r2, #15
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43db      	mvns	r3, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4013      	ands	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a49      	ldr	r2, [pc, #292]	; (80028f8 <HAL_GPIO_Init+0x2f0>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d019      	beq.n	800280a <HAL_GPIO_Init+0x202>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a48      	ldr	r2, [pc, #288]	; (80028fc <HAL_GPIO_Init+0x2f4>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d013      	beq.n	8002806 <HAL_GPIO_Init+0x1fe>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a47      	ldr	r2, [pc, #284]	; (8002900 <HAL_GPIO_Init+0x2f8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d00d      	beq.n	8002802 <HAL_GPIO_Init+0x1fa>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a46      	ldr	r2, [pc, #280]	; (8002904 <HAL_GPIO_Init+0x2fc>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d007      	beq.n	80027fe <HAL_GPIO_Init+0x1f6>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a45      	ldr	r2, [pc, #276]	; (8002908 <HAL_GPIO_Init+0x300>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d101      	bne.n	80027fa <HAL_GPIO_Init+0x1f2>
 80027f6:	2304      	movs	r3, #4
 80027f8:	e008      	b.n	800280c <HAL_GPIO_Init+0x204>
 80027fa:	2307      	movs	r3, #7
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x204>
 80027fe:	2303      	movs	r3, #3
 8002800:	e004      	b.n	800280c <HAL_GPIO_Init+0x204>
 8002802:	2302      	movs	r3, #2
 8002804:	e002      	b.n	800280c <HAL_GPIO_Init+0x204>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <HAL_GPIO_Init+0x204>
 800280a:	2300      	movs	r3, #0
 800280c:	69fa      	ldr	r2, [r7, #28]
 800280e:	f002 0203 	and.w	r2, r2, #3
 8002812:	0092      	lsls	r2, r2, #2
 8002814:	4093      	lsls	r3, r2
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800281c:	4935      	ldr	r1, [pc, #212]	; (80028f4 <HAL_GPIO_Init+0x2ec>)
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	089b      	lsrs	r3, r3, #2
 8002822:	3302      	adds	r3, #2
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800282a:	4b38      	ldr	r3, [pc, #224]	; (800290c <HAL_GPIO_Init+0x304>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	43db      	mvns	r3, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4013      	ands	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800284e:	4a2f      	ldr	r2, [pc, #188]	; (800290c <HAL_GPIO_Init+0x304>)
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002854:	4b2d      	ldr	r3, [pc, #180]	; (800290c <HAL_GPIO_Init+0x304>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002878:	4a24      	ldr	r2, [pc, #144]	; (800290c <HAL_GPIO_Init+0x304>)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800287e:	4b23      	ldr	r3, [pc, #140]	; (800290c <HAL_GPIO_Init+0x304>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028a2:	4a1a      	ldr	r2, [pc, #104]	; (800290c <HAL_GPIO_Init+0x304>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028a8:	4b18      	ldr	r3, [pc, #96]	; (800290c <HAL_GPIO_Init+0x304>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4013      	ands	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028cc:	4a0f      	ldr	r2, [pc, #60]	; (800290c <HAL_GPIO_Init+0x304>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	3301      	adds	r3, #1
 80028d6:	61fb      	str	r3, [r7, #28]
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	2b0f      	cmp	r3, #15
 80028dc:	f67f aea2 	bls.w	8002624 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	3724      	adds	r7, #36	; 0x24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40013800 	.word	0x40013800
 80028f8:	40020000 	.word	0x40020000
 80028fc:	40020400 	.word	0x40020400
 8002900:	40020800 	.word	0x40020800
 8002904:	40020c00 	.word	0x40020c00
 8002908:	40021000 	.word	0x40021000
 800290c:	40013c00 	.word	0x40013c00

08002910 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	460b      	mov	r3, r1
 800291a:	807b      	strh	r3, [r7, #2]
 800291c:	4613      	mov	r3, r2
 800291e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002920:	787b      	ldrb	r3, [r7, #1]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002926:	887a      	ldrh	r2, [r7, #2]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800292c:	e003      	b.n	8002936 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800292e:	887b      	ldrh	r3, [r7, #2]
 8002930:	041a      	lsls	r2, r3, #16
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	619a      	str	r2, [r3, #24]
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002942:	b480      	push	{r7}
 8002944:	b085      	sub	sp, #20
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	460b      	mov	r3, r1
 800294c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002954:	887a      	ldrh	r2, [r7, #2]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	4013      	ands	r3, r2
 800295a:	041a      	lsls	r2, r3, #16
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	43d9      	mvns	r1, r3
 8002960:	887b      	ldrh	r3, [r7, #2]
 8002962:	400b      	ands	r3, r1
 8002964:	431a      	orrs	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	619a      	str	r2, [r3, #24]
}
 800296a:	bf00      	nop
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
	...

08002978 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d101      	bne.n	800298a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e12b      	b.n	8002be2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d106      	bne.n	80029a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7fe fc28 	bl	80011f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2224      	movs	r2, #36	; 0x24
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0201 	bic.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029dc:	f001 fde0 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 80029e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	4a81      	ldr	r2, [pc, #516]	; (8002bec <HAL_I2C_Init+0x274>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d807      	bhi.n	80029fc <HAL_I2C_Init+0x84>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4a80      	ldr	r2, [pc, #512]	; (8002bf0 <HAL_I2C_Init+0x278>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	bf94      	ite	ls
 80029f4:	2301      	movls	r3, #1
 80029f6:	2300      	movhi	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	e006      	b.n	8002a0a <HAL_I2C_Init+0x92>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4a7d      	ldr	r2, [pc, #500]	; (8002bf4 <HAL_I2C_Init+0x27c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	bf94      	ite	ls
 8002a04:	2301      	movls	r3, #1
 8002a06:	2300      	movhi	r3, #0
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e0e7      	b.n	8002be2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4a78      	ldr	r2, [pc, #480]	; (8002bf8 <HAL_I2C_Init+0x280>)
 8002a16:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1a:	0c9b      	lsrs	r3, r3, #18
 8002a1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	4a6a      	ldr	r2, [pc, #424]	; (8002bec <HAL_I2C_Init+0x274>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d802      	bhi.n	8002a4c <HAL_I2C_Init+0xd4>
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	e009      	b.n	8002a60 <HAL_I2C_Init+0xe8>
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a52:	fb02 f303 	mul.w	r3, r2, r3
 8002a56:	4a69      	ldr	r2, [pc, #420]	; (8002bfc <HAL_I2C_Init+0x284>)
 8002a58:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5c:	099b      	lsrs	r3, r3, #6
 8002a5e:	3301      	adds	r3, #1
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	430b      	orrs	r3, r1
 8002a66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a72:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	495c      	ldr	r1, [pc, #368]	; (8002bec <HAL_I2C_Init+0x274>)
 8002a7c:	428b      	cmp	r3, r1
 8002a7e:	d819      	bhi.n	8002ab4 <HAL_I2C_Init+0x13c>
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	1e59      	subs	r1, r3, #1
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a8e:	1c59      	adds	r1, r3, #1
 8002a90:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a94:	400b      	ands	r3, r1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00a      	beq.n	8002ab0 <HAL_I2C_Init+0x138>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	1e59      	subs	r1, r3, #1
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aae:	e051      	b.n	8002b54 <HAL_I2C_Init+0x1dc>
 8002ab0:	2304      	movs	r3, #4
 8002ab2:	e04f      	b.n	8002b54 <HAL_I2C_Init+0x1dc>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d111      	bne.n	8002ae0 <HAL_I2C_Init+0x168>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	1e58      	subs	r0, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6859      	ldr	r1, [r3, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	440b      	add	r3, r1
 8002aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf0c      	ite	eq
 8002ad8:	2301      	moveq	r3, #1
 8002ada:	2300      	movne	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	e012      	b.n	8002b06 <HAL_I2C_Init+0x18e>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1e58      	subs	r0, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6859      	ldr	r1, [r3, #4]
 8002ae8:	460b      	mov	r3, r1
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	0099      	lsls	r1, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002af6:	3301      	adds	r3, #1
 8002af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_I2C_Init+0x196>
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e022      	b.n	8002b54 <HAL_I2C_Init+0x1dc>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10e      	bne.n	8002b34 <HAL_I2C_Init+0x1bc>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1e58      	subs	r0, r3, #1
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6859      	ldr	r1, [r3, #4]
 8002b1e:	460b      	mov	r3, r1
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	440b      	add	r3, r1
 8002b24:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b28:	3301      	adds	r3, #1
 8002b2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b32:	e00f      	b.n	8002b54 <HAL_I2C_Init+0x1dc>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1e58      	subs	r0, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	0099      	lsls	r1, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	6809      	ldr	r1, [r1, #0]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69da      	ldr	r2, [r3, #28]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6911      	ldr	r1, [r2, #16]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	68d2      	ldr	r2, [r2, #12]
 8002b8e:	4311      	orrs	r1, r2
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6812      	ldr	r2, [r2, #0]
 8002b94:	430b      	orrs	r3, r1
 8002b96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695a      	ldr	r2, [r3, #20]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	431a      	orrs	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0201 	orr.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	000186a0 	.word	0x000186a0
 8002bf0:	001e847f 	.word	0x001e847f
 8002bf4:	003d08ff 	.word	0x003d08ff
 8002bf8:	431bde83 	.word	0x431bde83
 8002bfc:	10624dd3 	.word	0x10624dd3

08002c00 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af02      	add	r7, sp, #8
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	817b      	strh	r3, [r7, #10]
 8002c10:	4613      	mov	r3, r2
 8002c12:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c14:	f7ff fbe2 	bl	80023dc <HAL_GetTick>
 8002c18:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b20      	cmp	r3, #32
 8002c24:	f040 80e0 	bne.w	8002de8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	2319      	movs	r3, #25
 8002c2e:	2201      	movs	r2, #1
 8002c30:	4970      	ldr	r1, [pc, #448]	; (8002df4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 fe0e 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	e0d3      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <HAL_I2C_Master_Transmit+0x50>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	e0cc      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d007      	beq.n	8002c76 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f042 0201 	orr.w	r2, r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2221      	movs	r2, #33	; 0x21
 8002c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2210      	movs	r2, #16
 8002c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	893a      	ldrh	r2, [r7, #8]
 8002ca6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cac:	b29a      	uxth	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	4a50      	ldr	r2, [pc, #320]	; (8002df8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002cb6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cb8:	8979      	ldrh	r1, [r7, #10]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	6a3a      	ldr	r2, [r7, #32]
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 fbc8 	bl	8003454 <I2C_MasterRequestWrite>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e08d      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ce4:	e066      	b.n	8002db4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	6a39      	ldr	r1, [r7, #32]
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 fecc 	bl	8003a88 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00d      	beq.n	8002d12 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d107      	bne.n	8002d0e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e06b      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d16:	781a      	ldrb	r2, [r3, #0]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d22:	1c5a      	adds	r2, r3, #1
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d11b      	bne.n	8002d88 <HAL_I2C_Master_Transmit+0x188>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d017      	beq.n	8002d88 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5c:	781a      	ldrb	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	1c5a      	adds	r2, r3, #1
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d80:	3b01      	subs	r3, #1
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	6a39      	ldr	r1, [r7, #32]
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f000 fec3 	bl	8003b18 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d00d      	beq.n	8002db4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d107      	bne.n	8002db0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e01a      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d194      	bne.n	8002ce6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002de4:	2300      	movs	r3, #0
 8002de6:	e000      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002de8:	2302      	movs	r3, #2
  }
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	00100002 	.word	0x00100002
 8002df8:	ffff0000 	.word	0xffff0000

08002dfc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b088      	sub	sp, #32
 8002e00:	af02      	add	r7, sp, #8
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	4608      	mov	r0, r1
 8002e06:	4611      	mov	r1, r2
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	817b      	strh	r3, [r7, #10]
 8002e0e:	460b      	mov	r3, r1
 8002e10:	813b      	strh	r3, [r7, #8]
 8002e12:	4613      	mov	r3, r2
 8002e14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e16:	f7ff fae1 	bl	80023dc <HAL_GetTick>
 8002e1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b20      	cmp	r3, #32
 8002e26:	f040 80d9 	bne.w	8002fdc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	2319      	movs	r3, #25
 8002e30:	2201      	movs	r2, #1
 8002e32:	496d      	ldr	r1, [pc, #436]	; (8002fe8 <HAL_I2C_Mem_Write+0x1ec>)
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 fd0d 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d001      	beq.n	8002e44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e40:	2302      	movs	r3, #2
 8002e42:	e0cc      	b.n	8002fde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d101      	bne.n	8002e52 <HAL_I2C_Mem_Write+0x56>
 8002e4e:	2302      	movs	r3, #2
 8002e50:	e0c5      	b.n	8002fde <HAL_I2C_Mem_Write+0x1e2>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d007      	beq.n	8002e78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f042 0201 	orr.w	r2, r2, #1
 8002e76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2221      	movs	r2, #33	; 0x21
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2240      	movs	r2, #64	; 0x40
 8002e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6a3a      	ldr	r2, [r7, #32]
 8002ea2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ea8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4a4d      	ldr	r2, [pc, #308]	; (8002fec <HAL_I2C_Mem_Write+0x1f0>)
 8002eb8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002eba:	88f8      	ldrh	r0, [r7, #6]
 8002ebc:	893a      	ldrh	r2, [r7, #8]
 8002ebe:	8979      	ldrh	r1, [r7, #10]
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	9301      	str	r3, [sp, #4]
 8002ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	4603      	mov	r3, r0
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 fb44 	bl	8003558 <I2C_RequestMemoryWrite>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d052      	beq.n	8002f7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e081      	b.n	8002fde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eda:	697a      	ldr	r2, [r7, #20]
 8002edc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 fdd2 	bl	8003a88 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00d      	beq.n	8002f06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d107      	bne.n	8002f02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e06b      	b.n	8002fde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0a:	781a      	ldrb	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f16:	1c5a      	adds	r2, r3, #1
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f20:	3b01      	subs	r3, #1
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	695b      	ldr	r3, [r3, #20]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	d11b      	bne.n	8002f7c <HAL_I2C_Mem_Write+0x180>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d017      	beq.n	8002f7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f50:	781a      	ldrb	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	1c5a      	adds	r2, r3, #1
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	3b01      	subs	r3, #1
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1aa      	bne.n	8002eda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f000 fdc5 	bl	8003b18 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00d      	beq.n	8002fb0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f98:	2b04      	cmp	r3, #4
 8002f9a:	d107      	bne.n	8002fac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002faa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e016      	b.n	8002fde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	e000      	b.n	8002fde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002fdc:	2302      	movs	r3, #2
  }
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3718      	adds	r7, #24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	00100002 	.word	0x00100002
 8002fec:	ffff0000 	.word	0xffff0000

08002ff0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08c      	sub	sp, #48	; 0x30
 8002ff4:	af02      	add	r7, sp, #8
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	4608      	mov	r0, r1
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	4603      	mov	r3, r0
 8003000:	817b      	strh	r3, [r7, #10]
 8003002:	460b      	mov	r3, r1
 8003004:	813b      	strh	r3, [r7, #8]
 8003006:	4613      	mov	r3, r2
 8003008:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800300a:	f7ff f9e7 	bl	80023dc <HAL_GetTick>
 800300e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b20      	cmp	r3, #32
 800301a:	f040 8214 	bne.w	8003446 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800301e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	2319      	movs	r3, #25
 8003024:	2201      	movs	r2, #1
 8003026:	497b      	ldr	r1, [pc, #492]	; (8003214 <HAL_I2C_Mem_Read+0x224>)
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 fc13 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003034:	2302      	movs	r3, #2
 8003036:	e207      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800303e:	2b01      	cmp	r3, #1
 8003040:	d101      	bne.n	8003046 <HAL_I2C_Mem_Read+0x56>
 8003042:	2302      	movs	r3, #2
 8003044:	e200      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b01      	cmp	r3, #1
 800305a:	d007      	beq.n	800306c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0201 	orr.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800307a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2222      	movs	r2, #34	; 0x22
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2240      	movs	r2, #64	; 0x40
 8003088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003096:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800309c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4a5b      	ldr	r2, [pc, #364]	; (8003218 <HAL_I2C_Mem_Read+0x228>)
 80030ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030ae:	88f8      	ldrh	r0, [r7, #6]
 80030b0:	893a      	ldrh	r2, [r7, #8]
 80030b2:	8979      	ldrh	r1, [r7, #10]
 80030b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b6:	9301      	str	r3, [sp, #4]
 80030b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	4603      	mov	r3, r0
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f000 fae0 	bl	8003684 <I2C_RequestMemoryRead>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e1bc      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d113      	bne.n	80030fe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d6:	2300      	movs	r3, #0
 80030d8:	623b      	str	r3, [r7, #32]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	623b      	str	r3, [r7, #32]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	623b      	str	r3, [r7, #32]
 80030ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	e190      	b.n	8003420 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003102:	2b01      	cmp	r3, #1
 8003104:	d11b      	bne.n	800313e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003114:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003116:	2300      	movs	r3, #0
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	695b      	ldr	r3, [r3, #20]
 8003120:	61fb      	str	r3, [r7, #28]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	61fb      	str	r3, [r7, #28]
 800312a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	e170      	b.n	8003420 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003142:	2b02      	cmp	r3, #2
 8003144:	d11b      	bne.n	800317e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003154:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003164:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	61bb      	str	r3, [r7, #24]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	61bb      	str	r3, [r7, #24]
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	e150      	b.n	8003420 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317e:	2300      	movs	r3, #0
 8003180:	617b      	str	r3, [r7, #20]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	617b      	str	r3, [r7, #20]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	617b      	str	r3, [r7, #20]
 8003192:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003194:	e144      	b.n	8003420 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319a:	2b03      	cmp	r3, #3
 800319c:	f200 80f1 	bhi.w	8003382 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d123      	bne.n	80031f0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f000 fcfb 	bl	8003ba8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e145      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	b2d2      	uxtb	r2, r2
 80031c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d8:	3b01      	subs	r3, #1
 80031da:	b29a      	uxth	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031ee:	e117      	b.n	8003420 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d14e      	bne.n	8003296 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031fe:	2200      	movs	r2, #0
 8003200:	4906      	ldr	r1, [pc, #24]	; (800321c <HAL_I2C_Mem_Read+0x22c>)
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f000 fb26 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d008      	beq.n	8003220 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e11a      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
 8003212:	bf00      	nop
 8003214:	00100002 	.word	0x00100002
 8003218:	ffff0000 	.word	0xffff0000
 800321c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800322e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	691a      	ldr	r2, [r3, #16]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800324c:	3b01      	subs	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003258:	b29b      	uxth	r3, r3
 800325a:	3b01      	subs	r3, #1
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	691a      	ldr	r2, [r3, #16]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003274:	1c5a      	adds	r2, r3, #1
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327e:	3b01      	subs	r3, #1
 8003280:	b29a      	uxth	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800328a:	b29b      	uxth	r3, r3
 800328c:	3b01      	subs	r3, #1
 800328e:	b29a      	uxth	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003294:	e0c4      	b.n	8003420 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	9300      	str	r3, [sp, #0]
 800329a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800329c:	2200      	movs	r2, #0
 800329e:	496c      	ldr	r1, [pc, #432]	; (8003450 <HAL_I2C_Mem_Read+0x460>)
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f000 fad7 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e0cb      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	691a      	ldr	r2, [r3, #16]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ca:	b2d2      	uxtb	r2, r2
 80032cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	1c5a      	adds	r2, r3, #1
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032dc:	3b01      	subs	r3, #1
 80032de:	b29a      	uxth	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	3b01      	subs	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f4:	9300      	str	r3, [sp, #0]
 80032f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f8:	2200      	movs	r2, #0
 80032fa:	4955      	ldr	r1, [pc, #340]	; (8003450 <HAL_I2C_Mem_Read+0x460>)
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f000 faa9 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d001      	beq.n	800330c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e09d      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800331a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	691a      	ldr	r2, [r3, #16]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003326:	b2d2      	uxtb	r2, r2
 8003328:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332e:	1c5a      	adds	r2, r3, #1
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003344:	b29b      	uxth	r3, r3
 8003346:	3b01      	subs	r3, #1
 8003348:	b29a      	uxth	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	691a      	ldr	r2, [r3, #16]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003358:	b2d2      	uxtb	r2, r2
 800335a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003360:	1c5a      	adds	r2, r3, #1
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003376:	b29b      	uxth	r3, r3
 8003378:	3b01      	subs	r3, #1
 800337a:	b29a      	uxth	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003380:	e04e      	b.n	8003420 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003384:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003386:	68f8      	ldr	r0, [r7, #12]
 8003388:	f000 fc0e 	bl	8003ba8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e058      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	b2d2      	uxtb	r2, r2
 80033a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a8:	1c5a      	adds	r2, r3, #1
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b2:	3b01      	subs	r3, #1
 80033b4:	b29a      	uxth	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033be:	b29b      	uxth	r3, r3
 80033c0:	3b01      	subs	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	f003 0304 	and.w	r3, r3, #4
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d124      	bne.n	8003420 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033da:	2b03      	cmp	r3, #3
 80033dc:	d107      	bne.n	80033ee <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ec:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	691a      	ldr	r2, [r3, #16]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	b2d2      	uxtb	r2, r2
 80033fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003400:	1c5a      	adds	r2, r3, #1
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340a:	3b01      	subs	r3, #1
 800340c:	b29a      	uxth	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003416:	b29b      	uxth	r3, r3
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003424:	2b00      	cmp	r3, #0
 8003426:	f47f aeb6 	bne.w	8003196 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2220      	movs	r2, #32
 800342e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003442:	2300      	movs	r3, #0
 8003444:	e000      	b.n	8003448 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003446:	2302      	movs	r3, #2
  }
}
 8003448:	4618      	mov	r0, r3
 800344a:	3728      	adds	r7, #40	; 0x28
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	00010004 	.word	0x00010004

08003454 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b088      	sub	sp, #32
 8003458:	af02      	add	r7, sp, #8
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	607a      	str	r2, [r7, #4]
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	460b      	mov	r3, r1
 8003462:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003468:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2b08      	cmp	r3, #8
 800346e:	d006      	beq.n	800347e <I2C_MasterRequestWrite+0x2a>
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d003      	beq.n	800347e <I2C_MasterRequestWrite+0x2a>
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800347c:	d108      	bne.n	8003490 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	e00b      	b.n	80034a8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003494:	2b12      	cmp	r3, #18
 8003496:	d107      	bne.n	80034a8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 f9cd 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00d      	beq.n	80034dc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034ce:	d103      	bne.n	80034d8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e035      	b.n	8003548 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034e4:	d108      	bne.n	80034f8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034e6:	897b      	ldrh	r3, [r7, #10]
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	461a      	mov	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034f4:	611a      	str	r2, [r3, #16]
 80034f6:	e01b      	b.n	8003530 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034f8:	897b      	ldrh	r3, [r7, #10]
 80034fa:	11db      	asrs	r3, r3, #7
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	f003 0306 	and.w	r3, r3, #6
 8003502:	b2db      	uxtb	r3, r3
 8003504:	f063 030f 	orn	r3, r3, #15
 8003508:	b2da      	uxtb	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	490e      	ldr	r1, [pc, #56]	; (8003550 <I2C_MasterRequestWrite+0xfc>)
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 fa16 	bl	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e010      	b.n	8003548 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003526:	897b      	ldrh	r3, [r7, #10]
 8003528:	b2da      	uxtb	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	4907      	ldr	r1, [pc, #28]	; (8003554 <I2C_MasterRequestWrite+0x100>)
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 fa06 	bl	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e000      	b.n	8003548 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	00010008 	.word	0x00010008
 8003554:	00010002 	.word	0x00010002

08003558 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b088      	sub	sp, #32
 800355c:	af02      	add	r7, sp, #8
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	4608      	mov	r0, r1
 8003562:	4611      	mov	r1, r2
 8003564:	461a      	mov	r2, r3
 8003566:	4603      	mov	r3, r0
 8003568:	817b      	strh	r3, [r7, #10]
 800356a:	460b      	mov	r3, r1
 800356c:	813b      	strh	r3, [r7, #8]
 800356e:	4613      	mov	r3, r2
 8003570:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003580:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	2200      	movs	r2, #0
 800358a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 f960 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00d      	beq.n	80035b6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035a8:	d103      	bne.n	80035b2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e05f      	b.n	8003676 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035b6:	897b      	ldrh	r3, [r7, #10]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	461a      	mov	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	6a3a      	ldr	r2, [r7, #32]
 80035ca:	492d      	ldr	r1, [pc, #180]	; (8003680 <I2C_RequestMemoryWrite+0x128>)
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 f9bb 	bl	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e04c      	b.n	8003676 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	617b      	str	r3, [r7, #20]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035f4:	6a39      	ldr	r1, [r7, #32]
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f000 fa46 	bl	8003a88 <I2C_WaitOnTXEFlagUntilTimeout>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00d      	beq.n	800361e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003606:	2b04      	cmp	r3, #4
 8003608:	d107      	bne.n	800361a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003618:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e02b      	b.n	8003676 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800361e:	88fb      	ldrh	r3, [r7, #6]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d105      	bne.n	8003630 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003624:	893b      	ldrh	r3, [r7, #8]
 8003626:	b2da      	uxtb	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	611a      	str	r2, [r3, #16]
 800362e:	e021      	b.n	8003674 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003630:	893b      	ldrh	r3, [r7, #8]
 8003632:	0a1b      	lsrs	r3, r3, #8
 8003634:	b29b      	uxth	r3, r3
 8003636:	b2da      	uxtb	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800363e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003640:	6a39      	ldr	r1, [r7, #32]
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 fa20 	bl	8003a88 <I2C_WaitOnTXEFlagUntilTimeout>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00d      	beq.n	800366a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003652:	2b04      	cmp	r3, #4
 8003654:	d107      	bne.n	8003666 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003664:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e005      	b.n	8003676 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800366a:	893b      	ldrh	r3, [r7, #8]
 800366c:	b2da      	uxtb	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	00010002 	.word	0x00010002

08003684 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b088      	sub	sp, #32
 8003688:	af02      	add	r7, sp, #8
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	4608      	mov	r0, r1
 800368e:	4611      	mov	r1, r2
 8003690:	461a      	mov	r2, r3
 8003692:	4603      	mov	r3, r0
 8003694:	817b      	strh	r3, [r7, #10]
 8003696:	460b      	mov	r3, r1
 8003698:	813b      	strh	r3, [r7, #8]
 800369a:	4613      	mov	r3, r2
 800369c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80036ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	6a3b      	ldr	r3, [r7, #32]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f000 f8c2 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00d      	beq.n	80036f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036e4:	d103      	bne.n	80036ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e0aa      	b.n	8003848 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036f2:	897b      	ldrh	r3, [r7, #10]
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	461a      	mov	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003700:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003704:	6a3a      	ldr	r2, [r7, #32]
 8003706:	4952      	ldr	r1, [pc, #328]	; (8003850 <I2C_RequestMemoryRead+0x1cc>)
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f000 f91d 	bl	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d001      	beq.n	8003718 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e097      	b.n	8003848 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003718:	2300      	movs	r3, #0
 800371a:	617b      	str	r3, [r7, #20]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	617b      	str	r3, [r7, #20]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	617b      	str	r3, [r7, #20]
 800372c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800372e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003730:	6a39      	ldr	r1, [r7, #32]
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f9a8 	bl	8003a88 <I2C_WaitOnTXEFlagUntilTimeout>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00d      	beq.n	800375a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003742:	2b04      	cmp	r3, #4
 8003744:	d107      	bne.n	8003756 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003754:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e076      	b.n	8003848 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800375a:	88fb      	ldrh	r3, [r7, #6]
 800375c:	2b01      	cmp	r3, #1
 800375e:	d105      	bne.n	800376c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003760:	893b      	ldrh	r3, [r7, #8]
 8003762:	b2da      	uxtb	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	611a      	str	r2, [r3, #16]
 800376a:	e021      	b.n	80037b0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800376c:	893b      	ldrh	r3, [r7, #8]
 800376e:	0a1b      	lsrs	r3, r3, #8
 8003770:	b29b      	uxth	r3, r3
 8003772:	b2da      	uxtb	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800377a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800377c:	6a39      	ldr	r1, [r7, #32]
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 f982 	bl	8003a88 <I2C_WaitOnTXEFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00d      	beq.n	80037a6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	2b04      	cmp	r3, #4
 8003790:	d107      	bne.n	80037a2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e050      	b.n	8003848 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037a6:	893b      	ldrh	r3, [r7, #8]
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037b2:	6a39      	ldr	r1, [r7, #32]
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 f967 	bl	8003a88 <I2C_WaitOnTXEFlagUntilTimeout>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00d      	beq.n	80037dc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	d107      	bne.n	80037d8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e035      	b.n	8003848 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	6a3b      	ldr	r3, [r7, #32]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f000 f82b 	bl	8003854 <I2C_WaitOnFlagUntilTimeout>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00d      	beq.n	8003820 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800380e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003812:	d103      	bne.n	800381c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f44f 7200 	mov.w	r2, #512	; 0x200
 800381a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e013      	b.n	8003848 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003820:	897b      	ldrh	r3, [r7, #10]
 8003822:	b2db      	uxtb	r3, r3
 8003824:	f043 0301 	orr.w	r3, r3, #1
 8003828:	b2da      	uxtb	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003832:	6a3a      	ldr	r2, [r7, #32]
 8003834:	4906      	ldr	r1, [pc, #24]	; (8003850 <I2C_RequestMemoryRead+0x1cc>)
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 f886 	bl	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	00010002 	.word	0x00010002

08003854 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	603b      	str	r3, [r7, #0]
 8003860:	4613      	mov	r3, r2
 8003862:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003864:	e048      	b.n	80038f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800386c:	d044      	beq.n	80038f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800386e:	f7fe fdb5 	bl	80023dc <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	429a      	cmp	r2, r3
 800387c:	d302      	bcc.n	8003884 <I2C_WaitOnFlagUntilTimeout+0x30>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d139      	bne.n	80038f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	0c1b      	lsrs	r3, r3, #16
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b01      	cmp	r3, #1
 800388c:	d10d      	bne.n	80038aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	43da      	mvns	r2, r3
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	4013      	ands	r3, r2
 800389a:	b29b      	uxth	r3, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	bf0c      	ite	eq
 80038a0:	2301      	moveq	r3, #1
 80038a2:	2300      	movne	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	461a      	mov	r2, r3
 80038a8:	e00c      	b.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	43da      	mvns	r2, r3
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	4013      	ands	r3, r2
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	bf0c      	ite	eq
 80038bc:	2301      	moveq	r3, #1
 80038be:	2300      	movne	r3, #0
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d116      	bne.n	80038f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	f043 0220 	orr.w	r2, r3, #32
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e023      	b.n	8003940 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	0c1b      	lsrs	r3, r3, #16
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d10d      	bne.n	800391e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	43da      	mvns	r2, r3
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	4013      	ands	r3, r2
 800390e:	b29b      	uxth	r3, r3
 8003910:	2b00      	cmp	r3, #0
 8003912:	bf0c      	ite	eq
 8003914:	2301      	moveq	r3, #1
 8003916:	2300      	movne	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	461a      	mov	r2, r3
 800391c:	e00c      	b.n	8003938 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	43da      	mvns	r2, r3
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	4013      	ands	r3, r2
 800392a:	b29b      	uxth	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	bf0c      	ite	eq
 8003930:	2301      	moveq	r3, #1
 8003932:	2300      	movne	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	461a      	mov	r2, r3
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	429a      	cmp	r2, r3
 800393c:	d093      	beq.n	8003866 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
 8003954:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003956:	e071      	b.n	8003a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003962:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003966:	d123      	bne.n	80039b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003976:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003980:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399c:	f043 0204 	orr.w	r2, r3, #4
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e067      	b.n	8003a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039b6:	d041      	beq.n	8003a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039b8:	f7fe fd10 	bl	80023dc <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d302      	bcc.n	80039ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d136      	bne.n	8003a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	0c1b      	lsrs	r3, r3, #16
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d10c      	bne.n	80039f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	43da      	mvns	r2, r3
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	4013      	ands	r3, r2
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	bf14      	ite	ne
 80039ea:	2301      	movne	r3, #1
 80039ec:	2300      	moveq	r3, #0
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	e00b      	b.n	8003a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	43da      	mvns	r2, r3
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	4013      	ands	r3, r2
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	bf14      	ite	ne
 8003a04:	2301      	movne	r3, #1
 8003a06:	2300      	moveq	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d016      	beq.n	8003a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2220      	movs	r2, #32
 8003a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a28:	f043 0220 	orr.w	r2, r3, #32
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e021      	b.n	8003a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	0c1b      	lsrs	r3, r3, #16
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d10c      	bne.n	8003a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	43da      	mvns	r2, r3
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	4013      	ands	r3, r2
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	bf14      	ite	ne
 8003a58:	2301      	movne	r3, #1
 8003a5a:	2300      	moveq	r3, #0
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	e00b      	b.n	8003a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	43da      	mvns	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	bf14      	ite	ne
 8003a72:	2301      	movne	r3, #1
 8003a74:	2300      	moveq	r3, #0
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f47f af6d 	bne.w	8003958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a94:	e034      	b.n	8003b00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 f8e3 	bl	8003c62 <I2C_IsAcknowledgeFailed>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e034      	b.n	8003b10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003aac:	d028      	beq.n	8003b00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aae:	f7fe fc95 	bl	80023dc <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d302      	bcc.n	8003ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d11d      	bne.n	8003b00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ace:	2b80      	cmp	r3, #128	; 0x80
 8003ad0:	d016      	beq.n	8003b00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2220      	movs	r2, #32
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aec:	f043 0220 	orr.w	r2, r3, #32
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e007      	b.n	8003b10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b0a:	2b80      	cmp	r3, #128	; 0x80
 8003b0c:	d1c3      	bne.n	8003a96 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b24:	e034      	b.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 f89b 	bl	8003c62 <I2C_IsAcknowledgeFailed>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e034      	b.n	8003ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b3c:	d028      	beq.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b3e:	f7fe fc4d 	bl	80023dc <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d302      	bcc.n	8003b54 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d11d      	bne.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	f003 0304 	and.w	r3, r3, #4
 8003b5e:	2b04      	cmp	r3, #4
 8003b60:	d016      	beq.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7c:	f043 0220 	orr.w	r2, r3, #32
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e007      	b.n	8003ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	f003 0304 	and.w	r3, r3, #4
 8003b9a:	2b04      	cmp	r3, #4
 8003b9c:	d1c3      	bne.n	8003b26 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bb4:	e049      	b.n	8003c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	f003 0310 	and.w	r3, r3, #16
 8003bc0:	2b10      	cmp	r3, #16
 8003bc2:	d119      	bne.n	8003bf8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f06f 0210 	mvn.w	r2, #16
 8003bcc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e030      	b.n	8003c5a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf8:	f7fe fbf0 	bl	80023dc <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d302      	bcc.n	8003c0e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d11d      	bne.n	8003c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c18:	2b40      	cmp	r3, #64	; 0x40
 8003c1a:	d016      	beq.n	8003c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2220      	movs	r2, #32
 8003c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	f043 0220 	orr.w	r2, r3, #32
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e007      	b.n	8003c5a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c54:	2b40      	cmp	r3, #64	; 0x40
 8003c56:	d1ae      	bne.n	8003bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3710      	adds	r7, #16
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}

08003c62 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c78:	d11b      	bne.n	8003cb2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c82:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9e:	f043 0204 	orr.w	r2, r3, #4
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e267      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d075      	beq.n	8003dca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cde:	4b88      	ldr	r3, [pc, #544]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f003 030c 	and.w	r3, r3, #12
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d00c      	beq.n	8003d04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cea:	4b85      	ldr	r3, [pc, #532]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cf2:	2b08      	cmp	r3, #8
 8003cf4:	d112      	bne.n	8003d1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cf6:	4b82      	ldr	r3, [pc, #520]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d02:	d10b      	bne.n	8003d1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d04:	4b7e      	ldr	r3, [pc, #504]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d05b      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x108>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d157      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e242      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d24:	d106      	bne.n	8003d34 <HAL_RCC_OscConfig+0x74>
 8003d26:	4b76      	ldr	r3, [pc, #472]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a75      	ldr	r2, [pc, #468]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d30:	6013      	str	r3, [r2, #0]
 8003d32:	e01d      	b.n	8003d70 <HAL_RCC_OscConfig+0xb0>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d3c:	d10c      	bne.n	8003d58 <HAL_RCC_OscConfig+0x98>
 8003d3e:	4b70      	ldr	r3, [pc, #448]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a6f      	ldr	r2, [pc, #444]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	4b6d      	ldr	r3, [pc, #436]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a6c      	ldr	r2, [pc, #432]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d54:	6013      	str	r3, [r2, #0]
 8003d56:	e00b      	b.n	8003d70 <HAL_RCC_OscConfig+0xb0>
 8003d58:	4b69      	ldr	r3, [pc, #420]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a68      	ldr	r2, [pc, #416]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	4b66      	ldr	r3, [pc, #408]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a65      	ldr	r2, [pc, #404]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d013      	beq.n	8003da0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d78:	f7fe fb30 	bl	80023dc <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d80:	f7fe fb2c 	bl	80023dc <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b64      	cmp	r3, #100	; 0x64
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e207      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d92:	4b5b      	ldr	r3, [pc, #364]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d0f0      	beq.n	8003d80 <HAL_RCC_OscConfig+0xc0>
 8003d9e:	e014      	b.n	8003dca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da0:	f7fe fb1c 	bl	80023dc <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003da8:	f7fe fb18 	bl	80023dc <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b64      	cmp	r3, #100	; 0x64
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e1f3      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dba:	4b51      	ldr	r3, [pc, #324]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1f0      	bne.n	8003da8 <HAL_RCC_OscConfig+0xe8>
 8003dc6:	e000      	b.n	8003dca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d063      	beq.n	8003e9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dd6:	4b4a      	ldr	r3, [pc, #296]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 030c 	and.w	r3, r3, #12
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00b      	beq.n	8003dfa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003de2:	4b47      	ldr	r3, [pc, #284]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dea:	2b08      	cmp	r3, #8
 8003dec:	d11c      	bne.n	8003e28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dee:	4b44      	ldr	r3, [pc, #272]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d116      	bne.n	8003e28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dfa:	4b41      	ldr	r3, [pc, #260]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0302 	and.w	r3, r3, #2
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d005      	beq.n	8003e12 <HAL_RCC_OscConfig+0x152>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d001      	beq.n	8003e12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e1c7      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e12:	4b3b      	ldr	r3, [pc, #236]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	4937      	ldr	r1, [pc, #220]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e26:	e03a      	b.n	8003e9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d020      	beq.n	8003e72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e30:	4b34      	ldr	r3, [pc, #208]	; (8003f04 <HAL_RCC_OscConfig+0x244>)
 8003e32:	2201      	movs	r2, #1
 8003e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e36:	f7fe fad1 	bl	80023dc <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e3c:	e008      	b.n	8003e50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e3e:	f7fe facd 	bl	80023dc <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e1a8      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e50:	4b2b      	ldr	r3, [pc, #172]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d0f0      	beq.n	8003e3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e5c:	4b28      	ldr	r3, [pc, #160]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	00db      	lsls	r3, r3, #3
 8003e6a:	4925      	ldr	r1, [pc, #148]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	600b      	str	r3, [r1, #0]
 8003e70:	e015      	b.n	8003e9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e72:	4b24      	ldr	r3, [pc, #144]	; (8003f04 <HAL_RCC_OscConfig+0x244>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e78:	f7fe fab0 	bl	80023dc <HAL_GetTick>
 8003e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e7e:	e008      	b.n	8003e92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e80:	f7fe faac 	bl	80023dc <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e187      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e92:	4b1b      	ldr	r3, [pc, #108]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1f0      	bne.n	8003e80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0308 	and.w	r3, r3, #8
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d036      	beq.n	8003f18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d016      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eb2:	4b15      	ldr	r3, [pc, #84]	; (8003f08 <HAL_RCC_OscConfig+0x248>)
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb8:	f7fe fa90 	bl	80023dc <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ebe:	e008      	b.n	8003ed2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ec0:	f7fe fa8c 	bl	80023dc <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e167      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed2:	4b0b      	ldr	r3, [pc, #44]	; (8003f00 <HAL_RCC_OscConfig+0x240>)
 8003ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0f0      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x200>
 8003ede:	e01b      	b.n	8003f18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ee0:	4b09      	ldr	r3, [pc, #36]	; (8003f08 <HAL_RCC_OscConfig+0x248>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee6:	f7fe fa79 	bl	80023dc <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eec:	e00e      	b.n	8003f0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eee:	f7fe fa75 	bl	80023dc <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d907      	bls.n	8003f0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e150      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
 8003f00:	40023800 	.word	0x40023800
 8003f04:	42470000 	.word	0x42470000
 8003f08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f0c:	4b88      	ldr	r3, [pc, #544]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f10:	f003 0302 	and.w	r3, r3, #2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1ea      	bne.n	8003eee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0304 	and.w	r3, r3, #4
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f000 8097 	beq.w	8004054 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f26:	2300      	movs	r3, #0
 8003f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f2a:	4b81      	ldr	r3, [pc, #516]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10f      	bne.n	8003f56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f36:	2300      	movs	r3, #0
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	4b7d      	ldr	r3, [pc, #500]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3e:	4a7c      	ldr	r2, [pc, #496]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f44:	6413      	str	r3, [r2, #64]	; 0x40
 8003f46:	4b7a      	ldr	r3, [pc, #488]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f4e:	60bb      	str	r3, [r7, #8]
 8003f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f52:	2301      	movs	r3, #1
 8003f54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f56:	4b77      	ldr	r3, [pc, #476]	; (8004134 <HAL_RCC_OscConfig+0x474>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d118      	bne.n	8003f94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f62:	4b74      	ldr	r3, [pc, #464]	; (8004134 <HAL_RCC_OscConfig+0x474>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a73      	ldr	r2, [pc, #460]	; (8004134 <HAL_RCC_OscConfig+0x474>)
 8003f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f6e:	f7fe fa35 	bl	80023dc <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f74:	e008      	b.n	8003f88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f76:	f7fe fa31 	bl	80023dc <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e10c      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f88:	4b6a      	ldr	r3, [pc, #424]	; (8004134 <HAL_RCC_OscConfig+0x474>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d0f0      	beq.n	8003f76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d106      	bne.n	8003faa <HAL_RCC_OscConfig+0x2ea>
 8003f9c:	4b64      	ldr	r3, [pc, #400]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa0:	4a63      	ldr	r2, [pc, #396]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fa2:	f043 0301 	orr.w	r3, r3, #1
 8003fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8003fa8:	e01c      	b.n	8003fe4 <HAL_RCC_OscConfig+0x324>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	2b05      	cmp	r3, #5
 8003fb0:	d10c      	bne.n	8003fcc <HAL_RCC_OscConfig+0x30c>
 8003fb2:	4b5f      	ldr	r3, [pc, #380]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb6:	4a5e      	ldr	r2, [pc, #376]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fb8:	f043 0304 	orr.w	r3, r3, #4
 8003fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8003fbe:	4b5c      	ldr	r3, [pc, #368]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc2:	4a5b      	ldr	r2, [pc, #364]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fc4:	f043 0301 	orr.w	r3, r3, #1
 8003fc8:	6713      	str	r3, [r2, #112]	; 0x70
 8003fca:	e00b      	b.n	8003fe4 <HAL_RCC_OscConfig+0x324>
 8003fcc:	4b58      	ldr	r3, [pc, #352]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd0:	4a57      	ldr	r2, [pc, #348]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fd2:	f023 0301 	bic.w	r3, r3, #1
 8003fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8003fd8:	4b55      	ldr	r3, [pc, #340]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fdc:	4a54      	ldr	r2, [pc, #336]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8003fde:	f023 0304 	bic.w	r3, r3, #4
 8003fe2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d015      	beq.n	8004018 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fec:	f7fe f9f6 	bl	80023dc <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff2:	e00a      	b.n	800400a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ff4:	f7fe f9f2 	bl	80023dc <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004002:	4293      	cmp	r3, r2
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e0cb      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800400a:	4b49      	ldr	r3, [pc, #292]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 800400c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d0ee      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x334>
 8004016:	e014      	b.n	8004042 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004018:	f7fe f9e0 	bl	80023dc <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800401e:	e00a      	b.n	8004036 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004020:	f7fe f9dc 	bl	80023dc <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f241 3288 	movw	r2, #5000	; 0x1388
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e0b5      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004036:	4b3e      	ldr	r3, [pc, #248]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8004038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1ee      	bne.n	8004020 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004042:	7dfb      	ldrb	r3, [r7, #23]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d105      	bne.n	8004054 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004048:	4b39      	ldr	r3, [pc, #228]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 800404a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404c:	4a38      	ldr	r2, [pc, #224]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 800404e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004052:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 80a1 	beq.w	80041a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800405e:	4b34      	ldr	r3, [pc, #208]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f003 030c 	and.w	r3, r3, #12
 8004066:	2b08      	cmp	r3, #8
 8004068:	d05c      	beq.n	8004124 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	2b02      	cmp	r3, #2
 8004070:	d141      	bne.n	80040f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004072:	4b31      	ldr	r3, [pc, #196]	; (8004138 <HAL_RCC_OscConfig+0x478>)
 8004074:	2200      	movs	r2, #0
 8004076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004078:	f7fe f9b0 	bl	80023dc <HAL_GetTick>
 800407c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800407e:	e008      	b.n	8004092 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004080:	f7fe f9ac 	bl	80023dc <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d901      	bls.n	8004092 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e087      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004092:	4b27      	ldr	r3, [pc, #156]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1f0      	bne.n	8004080 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	69da      	ldr	r2, [r3, #28]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	431a      	orrs	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ac:	019b      	lsls	r3, r3, #6
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b4:	085b      	lsrs	r3, r3, #1
 80040b6:	3b01      	subs	r3, #1
 80040b8:	041b      	lsls	r3, r3, #16
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c0:	061b      	lsls	r3, r3, #24
 80040c2:	491b      	ldr	r1, [pc, #108]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040c8:	4b1b      	ldr	r3, [pc, #108]	; (8004138 <HAL_RCC_OscConfig+0x478>)
 80040ca:	2201      	movs	r2, #1
 80040cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ce:	f7fe f985 	bl	80023dc <HAL_GetTick>
 80040d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040d4:	e008      	b.n	80040e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040d6:	f7fe f981 	bl	80023dc <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d901      	bls.n	80040e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e05c      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040e8:	4b11      	ldr	r3, [pc, #68]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d0f0      	beq.n	80040d6 <HAL_RCC_OscConfig+0x416>
 80040f4:	e054      	b.n	80041a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040f6:	4b10      	ldr	r3, [pc, #64]	; (8004138 <HAL_RCC_OscConfig+0x478>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fc:	f7fe f96e 	bl	80023dc <HAL_GetTick>
 8004100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004104:	f7fe f96a 	bl	80023dc <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e045      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004116:	4b06      	ldr	r3, [pc, #24]	; (8004130 <HAL_RCC_OscConfig+0x470>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1f0      	bne.n	8004104 <HAL_RCC_OscConfig+0x444>
 8004122:	e03d      	b.n	80041a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d107      	bne.n	800413c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e038      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
 8004130:	40023800 	.word	0x40023800
 8004134:	40007000 	.word	0x40007000
 8004138:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800413c:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_RCC_OscConfig+0x4ec>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d028      	beq.n	800419c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004154:	429a      	cmp	r2, r3
 8004156:	d121      	bne.n	800419c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004162:	429a      	cmp	r2, r3
 8004164:	d11a      	bne.n	800419c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800416c:	4013      	ands	r3, r2
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004172:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004174:	4293      	cmp	r3, r2
 8004176:	d111      	bne.n	800419c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004182:	085b      	lsrs	r3, r3, #1
 8004184:	3b01      	subs	r3, #1
 8004186:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004188:	429a      	cmp	r2, r3
 800418a:	d107      	bne.n	800419c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004196:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004198:	429a      	cmp	r2, r3
 800419a:	d001      	beq.n	80041a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e000      	b.n	80041a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40023800 	.word	0x40023800

080041b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e0cc      	b.n	800435e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041c4:	4b68      	ldr	r3, [pc, #416]	; (8004368 <HAL_RCC_ClockConfig+0x1b8>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0307 	and.w	r3, r3, #7
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d90c      	bls.n	80041ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d2:	4b65      	ldr	r3, [pc, #404]	; (8004368 <HAL_RCC_ClockConfig+0x1b8>)
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	b2d2      	uxtb	r2, r2
 80041d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041da:	4b63      	ldr	r3, [pc, #396]	; (8004368 <HAL_RCC_ClockConfig+0x1b8>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0307 	and.w	r3, r3, #7
 80041e2:	683a      	ldr	r2, [r7, #0]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d001      	beq.n	80041ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e0b8      	b.n	800435e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0302 	and.w	r3, r3, #2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d020      	beq.n	800423a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0304 	and.w	r3, r3, #4
 8004200:	2b00      	cmp	r3, #0
 8004202:	d005      	beq.n	8004210 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004204:	4b59      	ldr	r3, [pc, #356]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	4a58      	ldr	r2, [pc, #352]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 800420a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800420e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b00      	cmp	r3, #0
 800421a:	d005      	beq.n	8004228 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800421c:	4b53      	ldr	r3, [pc, #332]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	4a52      	ldr	r2, [pc, #328]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004226:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004228:	4b50      	ldr	r3, [pc, #320]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	494d      	ldr	r1, [pc, #308]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004236:	4313      	orrs	r3, r2
 8004238:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0301 	and.w	r3, r3, #1
 8004242:	2b00      	cmp	r3, #0
 8004244:	d044      	beq.n	80042d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	2b01      	cmp	r3, #1
 800424c:	d107      	bne.n	800425e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800424e:	4b47      	ldr	r3, [pc, #284]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d119      	bne.n	800428e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e07f      	b.n	800435e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2b02      	cmp	r3, #2
 8004264:	d003      	beq.n	800426e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800426a:	2b03      	cmp	r3, #3
 800426c:	d107      	bne.n	800427e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800426e:	4b3f      	ldr	r3, [pc, #252]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d109      	bne.n	800428e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e06f      	b.n	800435e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800427e:	4b3b      	ldr	r3, [pc, #236]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e067      	b.n	800435e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800428e:	4b37      	ldr	r3, [pc, #220]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f023 0203 	bic.w	r2, r3, #3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	4934      	ldr	r1, [pc, #208]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 800429c:	4313      	orrs	r3, r2
 800429e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042a0:	f7fe f89c 	bl	80023dc <HAL_GetTick>
 80042a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042a6:	e00a      	b.n	80042be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042a8:	f7fe f898 	bl	80023dc <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e04f      	b.n	800435e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042be:	4b2b      	ldr	r3, [pc, #172]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 020c 	and.w	r2, r3, #12
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d1eb      	bne.n	80042a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042d0:	4b25      	ldr	r3, [pc, #148]	; (8004368 <HAL_RCC_ClockConfig+0x1b8>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0307 	and.w	r3, r3, #7
 80042d8:	683a      	ldr	r2, [r7, #0]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d20c      	bcs.n	80042f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042de:	4b22      	ldr	r3, [pc, #136]	; (8004368 <HAL_RCC_ClockConfig+0x1b8>)
 80042e0:	683a      	ldr	r2, [r7, #0]
 80042e2:	b2d2      	uxtb	r2, r2
 80042e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042e6:	4b20      	ldr	r3, [pc, #128]	; (8004368 <HAL_RCC_ClockConfig+0x1b8>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0307 	and.w	r3, r3, #7
 80042ee:	683a      	ldr	r2, [r7, #0]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d001      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e032      	b.n	800435e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b00      	cmp	r3, #0
 8004302:	d008      	beq.n	8004316 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004304:	4b19      	ldr	r3, [pc, #100]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	4916      	ldr	r1, [pc, #88]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004312:	4313      	orrs	r3, r2
 8004314:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0308 	and.w	r3, r3, #8
 800431e:	2b00      	cmp	r3, #0
 8004320:	d009      	beq.n	8004336 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004322:	4b12      	ldr	r3, [pc, #72]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	00db      	lsls	r3, r3, #3
 8004330:	490e      	ldr	r1, [pc, #56]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	4313      	orrs	r3, r2
 8004334:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004336:	f000 f821 	bl	800437c <HAL_RCC_GetSysClockFreq>
 800433a:	4602      	mov	r2, r0
 800433c:	4b0b      	ldr	r3, [pc, #44]	; (800436c <HAL_RCC_ClockConfig+0x1bc>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	091b      	lsrs	r3, r3, #4
 8004342:	f003 030f 	and.w	r3, r3, #15
 8004346:	490a      	ldr	r1, [pc, #40]	; (8004370 <HAL_RCC_ClockConfig+0x1c0>)
 8004348:	5ccb      	ldrb	r3, [r1, r3]
 800434a:	fa22 f303 	lsr.w	r3, r2, r3
 800434e:	4a09      	ldr	r2, [pc, #36]	; (8004374 <HAL_RCC_ClockConfig+0x1c4>)
 8004350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004352:	4b09      	ldr	r3, [pc, #36]	; (8004378 <HAL_RCC_ClockConfig+0x1c8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4618      	mov	r0, r3
 8004358:	f7fd fffc 	bl	8002354 <HAL_InitTick>

  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	40023c00 	.word	0x40023c00
 800436c:	40023800 	.word	0x40023800
 8004370:	08007be0 	.word	0x08007be0
 8004374:	20000000 	.word	0x20000000
 8004378:	20000008 	.word	0x20000008

0800437c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800437c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004380:	b094      	sub	sp, #80	; 0x50
 8004382:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004384:	2300      	movs	r3, #0
 8004386:	647b      	str	r3, [r7, #68]	; 0x44
 8004388:	2300      	movs	r3, #0
 800438a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800438c:	2300      	movs	r3, #0
 800438e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004390:	2300      	movs	r3, #0
 8004392:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004394:	4b79      	ldr	r3, [pc, #484]	; (800457c <HAL_RCC_GetSysClockFreq+0x200>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f003 030c 	and.w	r3, r3, #12
 800439c:	2b08      	cmp	r3, #8
 800439e:	d00d      	beq.n	80043bc <HAL_RCC_GetSysClockFreq+0x40>
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	f200 80e1 	bhi.w	8004568 <HAL_RCC_GetSysClockFreq+0x1ec>
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <HAL_RCC_GetSysClockFreq+0x34>
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	d003      	beq.n	80043b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80043ae:	e0db      	b.n	8004568 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043b0:	4b73      	ldr	r3, [pc, #460]	; (8004580 <HAL_RCC_GetSysClockFreq+0x204>)
 80043b2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80043b4:	e0db      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043b6:	4b73      	ldr	r3, [pc, #460]	; (8004584 <HAL_RCC_GetSysClockFreq+0x208>)
 80043b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043ba:	e0d8      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043bc:	4b6f      	ldr	r3, [pc, #444]	; (800457c <HAL_RCC_GetSysClockFreq+0x200>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043c4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043c6:	4b6d      	ldr	r3, [pc, #436]	; (800457c <HAL_RCC_GetSysClockFreq+0x200>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d063      	beq.n	800449a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043d2:	4b6a      	ldr	r3, [pc, #424]	; (800457c <HAL_RCC_GetSysClockFreq+0x200>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	099b      	lsrs	r3, r3, #6
 80043d8:	2200      	movs	r2, #0
 80043da:	63bb      	str	r3, [r7, #56]	; 0x38
 80043dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80043de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043e4:	633b      	str	r3, [r7, #48]	; 0x30
 80043e6:	2300      	movs	r3, #0
 80043e8:	637b      	str	r3, [r7, #52]	; 0x34
 80043ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80043ee:	4622      	mov	r2, r4
 80043f0:	462b      	mov	r3, r5
 80043f2:	f04f 0000 	mov.w	r0, #0
 80043f6:	f04f 0100 	mov.w	r1, #0
 80043fa:	0159      	lsls	r1, r3, #5
 80043fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004400:	0150      	lsls	r0, r2, #5
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	4621      	mov	r1, r4
 8004408:	1a51      	subs	r1, r2, r1
 800440a:	6139      	str	r1, [r7, #16]
 800440c:	4629      	mov	r1, r5
 800440e:	eb63 0301 	sbc.w	r3, r3, r1
 8004412:	617b      	str	r3, [r7, #20]
 8004414:	f04f 0200 	mov.w	r2, #0
 8004418:	f04f 0300 	mov.w	r3, #0
 800441c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004420:	4659      	mov	r1, fp
 8004422:	018b      	lsls	r3, r1, #6
 8004424:	4651      	mov	r1, sl
 8004426:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800442a:	4651      	mov	r1, sl
 800442c:	018a      	lsls	r2, r1, #6
 800442e:	4651      	mov	r1, sl
 8004430:	ebb2 0801 	subs.w	r8, r2, r1
 8004434:	4659      	mov	r1, fp
 8004436:	eb63 0901 	sbc.w	r9, r3, r1
 800443a:	f04f 0200 	mov.w	r2, #0
 800443e:	f04f 0300 	mov.w	r3, #0
 8004442:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004446:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800444a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800444e:	4690      	mov	r8, r2
 8004450:	4699      	mov	r9, r3
 8004452:	4623      	mov	r3, r4
 8004454:	eb18 0303 	adds.w	r3, r8, r3
 8004458:	60bb      	str	r3, [r7, #8]
 800445a:	462b      	mov	r3, r5
 800445c:	eb49 0303 	adc.w	r3, r9, r3
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	f04f 0200 	mov.w	r2, #0
 8004466:	f04f 0300 	mov.w	r3, #0
 800446a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800446e:	4629      	mov	r1, r5
 8004470:	024b      	lsls	r3, r1, #9
 8004472:	4621      	mov	r1, r4
 8004474:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004478:	4621      	mov	r1, r4
 800447a:	024a      	lsls	r2, r1, #9
 800447c:	4610      	mov	r0, r2
 800447e:	4619      	mov	r1, r3
 8004480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004482:	2200      	movs	r2, #0
 8004484:	62bb      	str	r3, [r7, #40]	; 0x28
 8004486:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004488:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800448c:	f7fc fbe4 	bl	8000c58 <__aeabi_uldivmod>
 8004490:	4602      	mov	r2, r0
 8004492:	460b      	mov	r3, r1
 8004494:	4613      	mov	r3, r2
 8004496:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004498:	e058      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800449a:	4b38      	ldr	r3, [pc, #224]	; (800457c <HAL_RCC_GetSysClockFreq+0x200>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	099b      	lsrs	r3, r3, #6
 80044a0:	2200      	movs	r2, #0
 80044a2:	4618      	mov	r0, r3
 80044a4:	4611      	mov	r1, r2
 80044a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044aa:	623b      	str	r3, [r7, #32]
 80044ac:	2300      	movs	r3, #0
 80044ae:	627b      	str	r3, [r7, #36]	; 0x24
 80044b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044b4:	4642      	mov	r2, r8
 80044b6:	464b      	mov	r3, r9
 80044b8:	f04f 0000 	mov.w	r0, #0
 80044bc:	f04f 0100 	mov.w	r1, #0
 80044c0:	0159      	lsls	r1, r3, #5
 80044c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044c6:	0150      	lsls	r0, r2, #5
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4641      	mov	r1, r8
 80044ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80044d2:	4649      	mov	r1, r9
 80044d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80044d8:	f04f 0200 	mov.w	r2, #0
 80044dc:	f04f 0300 	mov.w	r3, #0
 80044e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80044e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80044e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80044ec:	ebb2 040a 	subs.w	r4, r2, sl
 80044f0:	eb63 050b 	sbc.w	r5, r3, fp
 80044f4:	f04f 0200 	mov.w	r2, #0
 80044f8:	f04f 0300 	mov.w	r3, #0
 80044fc:	00eb      	lsls	r3, r5, #3
 80044fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004502:	00e2      	lsls	r2, r4, #3
 8004504:	4614      	mov	r4, r2
 8004506:	461d      	mov	r5, r3
 8004508:	4643      	mov	r3, r8
 800450a:	18e3      	adds	r3, r4, r3
 800450c:	603b      	str	r3, [r7, #0]
 800450e:	464b      	mov	r3, r9
 8004510:	eb45 0303 	adc.w	r3, r5, r3
 8004514:	607b      	str	r3, [r7, #4]
 8004516:	f04f 0200 	mov.w	r2, #0
 800451a:	f04f 0300 	mov.w	r3, #0
 800451e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004522:	4629      	mov	r1, r5
 8004524:	028b      	lsls	r3, r1, #10
 8004526:	4621      	mov	r1, r4
 8004528:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800452c:	4621      	mov	r1, r4
 800452e:	028a      	lsls	r2, r1, #10
 8004530:	4610      	mov	r0, r2
 8004532:	4619      	mov	r1, r3
 8004534:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004536:	2200      	movs	r2, #0
 8004538:	61bb      	str	r3, [r7, #24]
 800453a:	61fa      	str	r2, [r7, #28]
 800453c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004540:	f7fc fb8a 	bl	8000c58 <__aeabi_uldivmod>
 8004544:	4602      	mov	r2, r0
 8004546:	460b      	mov	r3, r1
 8004548:	4613      	mov	r3, r2
 800454a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800454c:	4b0b      	ldr	r3, [pc, #44]	; (800457c <HAL_RCC_GetSysClockFreq+0x200>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	0c1b      	lsrs	r3, r3, #16
 8004552:	f003 0303 	and.w	r3, r3, #3
 8004556:	3301      	adds	r3, #1
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800455c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800455e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004560:	fbb2 f3f3 	udiv	r3, r2, r3
 8004564:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004566:	e002      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004568:	4b05      	ldr	r3, [pc, #20]	; (8004580 <HAL_RCC_GetSysClockFreq+0x204>)
 800456a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800456c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800456e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004570:	4618      	mov	r0, r3
 8004572:	3750      	adds	r7, #80	; 0x50
 8004574:	46bd      	mov	sp, r7
 8004576:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800457a:	bf00      	nop
 800457c:	40023800 	.word	0x40023800
 8004580:	00f42400 	.word	0x00f42400
 8004584:	007a1200 	.word	0x007a1200

08004588 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800458c:	4b03      	ldr	r3, [pc, #12]	; (800459c <HAL_RCC_GetHCLKFreq+0x14>)
 800458e:	681b      	ldr	r3, [r3, #0]
}
 8004590:	4618      	mov	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20000000 	.word	0x20000000

080045a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045a4:	f7ff fff0 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045a8:	4602      	mov	r2, r0
 80045aa:	4b05      	ldr	r3, [pc, #20]	; (80045c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	0a9b      	lsrs	r3, r3, #10
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	4903      	ldr	r1, [pc, #12]	; (80045c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045b6:	5ccb      	ldrb	r3, [r1, r3]
 80045b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045bc:	4618      	mov	r0, r3
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40023800 	.word	0x40023800
 80045c4:	08007bf0 	.word	0x08007bf0

080045c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045cc:	f7ff ffdc 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045d0:	4602      	mov	r2, r0
 80045d2:	4b05      	ldr	r3, [pc, #20]	; (80045e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	0b5b      	lsrs	r3, r3, #13
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	4903      	ldr	r1, [pc, #12]	; (80045ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80045de:	5ccb      	ldrb	r3, [r1, r3]
 80045e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	40023800 	.word	0x40023800
 80045ec:	08007bf0 	.word	0x08007bf0

080045f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e042      	b.n	8004688 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d106      	bne.n	800461c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fc fe34 	bl	8001284 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2224      	movs	r2, #36	; 0x24
 8004620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68da      	ldr	r2, [r3, #12]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004632:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f973 	bl	8004920 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	691a      	ldr	r2, [r3, #16]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004648:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	695a      	ldr	r2, [r3, #20]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004658:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68da      	ldr	r2, [r3, #12]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004668:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2220      	movs	r2, #32
 8004674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2220      	movs	r2, #32
 800467c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3708      	adds	r7, #8
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08a      	sub	sp, #40	; 0x28
 8004694:	af02      	add	r7, sp, #8
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	603b      	str	r3, [r7, #0]
 800469c:	4613      	mov	r3, r2
 800469e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	2b20      	cmp	r3, #32
 80046ae:	d175      	bne.n	800479c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d002      	beq.n	80046bc <HAL_UART_Transmit+0x2c>
 80046b6:	88fb      	ldrh	r3, [r7, #6]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e06e      	b.n	800479e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2221      	movs	r2, #33	; 0x21
 80046ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046ce:	f7fd fe85 	bl	80023dc <HAL_GetTick>
 80046d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	88fa      	ldrh	r2, [r7, #6]
 80046d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	88fa      	ldrh	r2, [r7, #6]
 80046de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046e8:	d108      	bne.n	80046fc <HAL_UART_Transmit+0x6c>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d104      	bne.n	80046fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	61bb      	str	r3, [r7, #24]
 80046fa:	e003      	b.n	8004704 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004700:	2300      	movs	r3, #0
 8004702:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004704:	e02e      	b.n	8004764 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2200      	movs	r2, #0
 800470e:	2180      	movs	r1, #128	; 0x80
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 f848 	bl	80047a6 <UART_WaitOnFlagUntilTimeout>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d005      	beq.n	8004728 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e03a      	b.n	800479e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10b      	bne.n	8004746 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	881b      	ldrh	r3, [r3, #0]
 8004732:	461a      	mov	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800473c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	3302      	adds	r3, #2
 8004742:	61bb      	str	r3, [r7, #24]
 8004744:	e007      	b.n	8004756 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	781a      	ldrb	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	3301      	adds	r3, #1
 8004754:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800475a:	b29b      	uxth	r3, r3
 800475c:	3b01      	subs	r3, #1
 800475e:	b29a      	uxth	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004768:	b29b      	uxth	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1cb      	bne.n	8004706 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2200      	movs	r2, #0
 8004776:	2140      	movs	r1, #64	; 0x40
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 f814 	bl	80047a6 <UART_WaitOnFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d005      	beq.n	8004790 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2220      	movs	r2, #32
 8004788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e006      	b.n	800479e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004798:	2300      	movs	r3, #0
 800479a:	e000      	b.n	800479e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800479c:	2302      	movs	r3, #2
  }
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3720      	adds	r7, #32
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b086      	sub	sp, #24
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	60f8      	str	r0, [r7, #12]
 80047ae:	60b9      	str	r1, [r7, #8]
 80047b0:	603b      	str	r3, [r7, #0]
 80047b2:	4613      	mov	r3, r2
 80047b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047b6:	e03b      	b.n	8004830 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047be:	d037      	beq.n	8004830 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047c0:	f7fd fe0c 	bl	80023dc <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	6a3a      	ldr	r2, [r7, #32]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d302      	bcc.n	80047d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80047d0:	6a3b      	ldr	r3, [r7, #32]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d101      	bne.n	80047da <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e03a      	b.n	8004850 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d023      	beq.n	8004830 <UART_WaitOnFlagUntilTimeout+0x8a>
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2b80      	cmp	r3, #128	; 0x80
 80047ec:	d020      	beq.n	8004830 <UART_WaitOnFlagUntilTimeout+0x8a>
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b40      	cmp	r3, #64	; 0x40
 80047f2:	d01d      	beq.n	8004830 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0308 	and.w	r3, r3, #8
 80047fe:	2b08      	cmp	r3, #8
 8004800:	d116      	bne.n	8004830 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004802:	2300      	movs	r3, #0
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	617b      	str	r3, [r7, #20]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	617b      	str	r3, [r7, #20]
 8004816:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 f81d 	bl	8004858 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2208      	movs	r2, #8
 8004822:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e00f      	b.n	8004850 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	4013      	ands	r3, r2
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	429a      	cmp	r2, r3
 800483e:	bf0c      	ite	eq
 8004840:	2301      	moveq	r3, #1
 8004842:	2300      	movne	r3, #0
 8004844:	b2db      	uxtb	r3, r3
 8004846:	461a      	mov	r2, r3
 8004848:	79fb      	ldrb	r3, [r7, #7]
 800484a:	429a      	cmp	r2, r3
 800484c:	d0b4      	beq.n	80047b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3718      	adds	r7, #24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004858:	b480      	push	{r7}
 800485a:	b095      	sub	sp, #84	; 0x54
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	330c      	adds	r3, #12
 8004866:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800486a:	e853 3f00 	ldrex	r3, [r3]
 800486e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004872:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004876:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	330c      	adds	r3, #12
 800487e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004880:	643a      	str	r2, [r7, #64]	; 0x40
 8004882:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004884:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004886:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004888:	e841 2300 	strex	r3, r2, [r1]
 800488c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800488e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1e5      	bne.n	8004860 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	3314      	adds	r3, #20
 800489a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489c:	6a3b      	ldr	r3, [r7, #32]
 800489e:	e853 3f00 	ldrex	r3, [r3]
 80048a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f023 0301 	bic.w	r3, r3, #1
 80048aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3314      	adds	r3, #20
 80048b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048bc:	e841 2300 	strex	r3, r2, [r1]
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1e5      	bne.n	8004894 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d119      	bne.n	8004904 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	330c      	adds	r3, #12
 80048d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	e853 3f00 	ldrex	r3, [r3]
 80048de:	60bb      	str	r3, [r7, #8]
   return(result);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f023 0310 	bic.w	r3, r3, #16
 80048e6:	647b      	str	r3, [r7, #68]	; 0x44
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	330c      	adds	r3, #12
 80048ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048f0:	61ba      	str	r2, [r7, #24]
 80048f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f4:	6979      	ldr	r1, [r7, #20]
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	e841 2300 	strex	r3, r2, [r1]
 80048fc:	613b      	str	r3, [r7, #16]
   return(result);
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1e5      	bne.n	80048d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2220      	movs	r2, #32
 8004908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004912:	bf00      	nop
 8004914:	3754      	adds	r7, #84	; 0x54
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
	...

08004920 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004924:	b0c0      	sub	sp, #256	; 0x100
 8004926:	af00      	add	r7, sp, #0
 8004928:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800492c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	691b      	ldr	r3, [r3, #16]
 8004934:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800493c:	68d9      	ldr	r1, [r3, #12]
 800493e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	ea40 0301 	orr.w	r3, r0, r1
 8004948:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800494a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	431a      	orrs	r2, r3
 8004958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	431a      	orrs	r2, r3
 8004960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	4313      	orrs	r3, r2
 8004968:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800496c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004978:	f021 010c 	bic.w	r1, r1, #12
 800497c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004986:	430b      	orrs	r3, r1
 8004988:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800498a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800499a:	6999      	ldr	r1, [r3, #24]
 800499c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	ea40 0301 	orr.w	r3, r0, r1
 80049a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	4b8f      	ldr	r3, [pc, #572]	; (8004bec <UART_SetConfig+0x2cc>)
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d005      	beq.n	80049c0 <UART_SetConfig+0xa0>
 80049b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	4b8d      	ldr	r3, [pc, #564]	; (8004bf0 <UART_SetConfig+0x2d0>)
 80049bc:	429a      	cmp	r2, r3
 80049be:	d104      	bne.n	80049ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049c0:	f7ff fe02 	bl	80045c8 <HAL_RCC_GetPCLK2Freq>
 80049c4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80049c8:	e003      	b.n	80049d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049ca:	f7ff fde9 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 80049ce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d6:	69db      	ldr	r3, [r3, #28]
 80049d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049dc:	f040 810c 	bne.w	8004bf8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049e4:	2200      	movs	r2, #0
 80049e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80049ea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80049ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80049f2:	4622      	mov	r2, r4
 80049f4:	462b      	mov	r3, r5
 80049f6:	1891      	adds	r1, r2, r2
 80049f8:	65b9      	str	r1, [r7, #88]	; 0x58
 80049fa:	415b      	adcs	r3, r3
 80049fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004a02:	4621      	mov	r1, r4
 8004a04:	eb12 0801 	adds.w	r8, r2, r1
 8004a08:	4629      	mov	r1, r5
 8004a0a:	eb43 0901 	adc.w	r9, r3, r1
 8004a0e:	f04f 0200 	mov.w	r2, #0
 8004a12:	f04f 0300 	mov.w	r3, #0
 8004a16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a22:	4690      	mov	r8, r2
 8004a24:	4699      	mov	r9, r3
 8004a26:	4623      	mov	r3, r4
 8004a28:	eb18 0303 	adds.w	r3, r8, r3
 8004a2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004a30:	462b      	mov	r3, r5
 8004a32:	eb49 0303 	adc.w	r3, r9, r3
 8004a36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a46:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004a4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004a4e:	460b      	mov	r3, r1
 8004a50:	18db      	adds	r3, r3, r3
 8004a52:	653b      	str	r3, [r7, #80]	; 0x50
 8004a54:	4613      	mov	r3, r2
 8004a56:	eb42 0303 	adc.w	r3, r2, r3
 8004a5a:	657b      	str	r3, [r7, #84]	; 0x54
 8004a5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004a60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004a64:	f7fc f8f8 	bl	8000c58 <__aeabi_uldivmod>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4b61      	ldr	r3, [pc, #388]	; (8004bf4 <UART_SetConfig+0x2d4>)
 8004a6e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a72:	095b      	lsrs	r3, r3, #5
 8004a74:	011c      	lsls	r4, r3, #4
 8004a76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a80:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004a84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004a88:	4642      	mov	r2, r8
 8004a8a:	464b      	mov	r3, r9
 8004a8c:	1891      	adds	r1, r2, r2
 8004a8e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004a90:	415b      	adcs	r3, r3
 8004a92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004a98:	4641      	mov	r1, r8
 8004a9a:	eb12 0a01 	adds.w	sl, r2, r1
 8004a9e:	4649      	mov	r1, r9
 8004aa0:	eb43 0b01 	adc.w	fp, r3, r1
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	f04f 0300 	mov.w	r3, #0
 8004aac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ab0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ab4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ab8:	4692      	mov	sl, r2
 8004aba:	469b      	mov	fp, r3
 8004abc:	4643      	mov	r3, r8
 8004abe:	eb1a 0303 	adds.w	r3, sl, r3
 8004ac2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004ac6:	464b      	mov	r3, r9
 8004ac8:	eb4b 0303 	adc.w	r3, fp, r3
 8004acc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004adc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004ae0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	18db      	adds	r3, r3, r3
 8004ae8:	643b      	str	r3, [r7, #64]	; 0x40
 8004aea:	4613      	mov	r3, r2
 8004aec:	eb42 0303 	adc.w	r3, r2, r3
 8004af0:	647b      	str	r3, [r7, #68]	; 0x44
 8004af2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004af6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004afa:	f7fc f8ad 	bl	8000c58 <__aeabi_uldivmod>
 8004afe:	4602      	mov	r2, r0
 8004b00:	460b      	mov	r3, r1
 8004b02:	4611      	mov	r1, r2
 8004b04:	4b3b      	ldr	r3, [pc, #236]	; (8004bf4 <UART_SetConfig+0x2d4>)
 8004b06:	fba3 2301 	umull	r2, r3, r3, r1
 8004b0a:	095b      	lsrs	r3, r3, #5
 8004b0c:	2264      	movs	r2, #100	; 0x64
 8004b0e:	fb02 f303 	mul.w	r3, r2, r3
 8004b12:	1acb      	subs	r3, r1, r3
 8004b14:	00db      	lsls	r3, r3, #3
 8004b16:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004b1a:	4b36      	ldr	r3, [pc, #216]	; (8004bf4 <UART_SetConfig+0x2d4>)
 8004b1c:	fba3 2302 	umull	r2, r3, r3, r2
 8004b20:	095b      	lsrs	r3, r3, #5
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b28:	441c      	add	r4, r3
 8004b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b34:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004b38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004b3c:	4642      	mov	r2, r8
 8004b3e:	464b      	mov	r3, r9
 8004b40:	1891      	adds	r1, r2, r2
 8004b42:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b44:	415b      	adcs	r3, r3
 8004b46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b4c:	4641      	mov	r1, r8
 8004b4e:	1851      	adds	r1, r2, r1
 8004b50:	6339      	str	r1, [r7, #48]	; 0x30
 8004b52:	4649      	mov	r1, r9
 8004b54:	414b      	adcs	r3, r1
 8004b56:	637b      	str	r3, [r7, #52]	; 0x34
 8004b58:	f04f 0200 	mov.w	r2, #0
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004b64:	4659      	mov	r1, fp
 8004b66:	00cb      	lsls	r3, r1, #3
 8004b68:	4651      	mov	r1, sl
 8004b6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b6e:	4651      	mov	r1, sl
 8004b70:	00ca      	lsls	r2, r1, #3
 8004b72:	4610      	mov	r0, r2
 8004b74:	4619      	mov	r1, r3
 8004b76:	4603      	mov	r3, r0
 8004b78:	4642      	mov	r2, r8
 8004b7a:	189b      	adds	r3, r3, r2
 8004b7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b80:	464b      	mov	r3, r9
 8004b82:	460a      	mov	r2, r1
 8004b84:	eb42 0303 	adc.w	r3, r2, r3
 8004b88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004b98:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004b9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	18db      	adds	r3, r3, r3
 8004ba4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	eb42 0303 	adc.w	r3, r2, r3
 8004bac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bb2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004bb6:	f7fc f84f 	bl	8000c58 <__aeabi_uldivmod>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	4b0d      	ldr	r3, [pc, #52]	; (8004bf4 <UART_SetConfig+0x2d4>)
 8004bc0:	fba3 1302 	umull	r1, r3, r3, r2
 8004bc4:	095b      	lsrs	r3, r3, #5
 8004bc6:	2164      	movs	r1, #100	; 0x64
 8004bc8:	fb01 f303 	mul.w	r3, r1, r3
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	3332      	adds	r3, #50	; 0x32
 8004bd2:	4a08      	ldr	r2, [pc, #32]	; (8004bf4 <UART_SetConfig+0x2d4>)
 8004bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd8:	095b      	lsrs	r3, r3, #5
 8004bda:	f003 0207 	and.w	r2, r3, #7
 8004bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4422      	add	r2, r4
 8004be6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004be8:	e106      	b.n	8004df8 <UART_SetConfig+0x4d8>
 8004bea:	bf00      	nop
 8004bec:	40011000 	.word	0x40011000
 8004bf0:	40011400 	.word	0x40011400
 8004bf4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bf8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004c02:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004c06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004c0a:	4642      	mov	r2, r8
 8004c0c:	464b      	mov	r3, r9
 8004c0e:	1891      	adds	r1, r2, r2
 8004c10:	6239      	str	r1, [r7, #32]
 8004c12:	415b      	adcs	r3, r3
 8004c14:	627b      	str	r3, [r7, #36]	; 0x24
 8004c16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c1a:	4641      	mov	r1, r8
 8004c1c:	1854      	adds	r4, r2, r1
 8004c1e:	4649      	mov	r1, r9
 8004c20:	eb43 0501 	adc.w	r5, r3, r1
 8004c24:	f04f 0200 	mov.w	r2, #0
 8004c28:	f04f 0300 	mov.w	r3, #0
 8004c2c:	00eb      	lsls	r3, r5, #3
 8004c2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c32:	00e2      	lsls	r2, r4, #3
 8004c34:	4614      	mov	r4, r2
 8004c36:	461d      	mov	r5, r3
 8004c38:	4643      	mov	r3, r8
 8004c3a:	18e3      	adds	r3, r4, r3
 8004c3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004c40:	464b      	mov	r3, r9
 8004c42:	eb45 0303 	adc.w	r3, r5, r3
 8004c46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004c56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c5a:	f04f 0200 	mov.w	r2, #0
 8004c5e:	f04f 0300 	mov.w	r3, #0
 8004c62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004c66:	4629      	mov	r1, r5
 8004c68:	008b      	lsls	r3, r1, #2
 8004c6a:	4621      	mov	r1, r4
 8004c6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c70:	4621      	mov	r1, r4
 8004c72:	008a      	lsls	r2, r1, #2
 8004c74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004c78:	f7fb ffee 	bl	8000c58 <__aeabi_uldivmod>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	460b      	mov	r3, r1
 8004c80:	4b60      	ldr	r3, [pc, #384]	; (8004e04 <UART_SetConfig+0x4e4>)
 8004c82:	fba3 2302 	umull	r2, r3, r3, r2
 8004c86:	095b      	lsrs	r3, r3, #5
 8004c88:	011c      	lsls	r4, r3, #4
 8004c8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004c94:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004c98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004c9c:	4642      	mov	r2, r8
 8004c9e:	464b      	mov	r3, r9
 8004ca0:	1891      	adds	r1, r2, r2
 8004ca2:	61b9      	str	r1, [r7, #24]
 8004ca4:	415b      	adcs	r3, r3
 8004ca6:	61fb      	str	r3, [r7, #28]
 8004ca8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cac:	4641      	mov	r1, r8
 8004cae:	1851      	adds	r1, r2, r1
 8004cb0:	6139      	str	r1, [r7, #16]
 8004cb2:	4649      	mov	r1, r9
 8004cb4:	414b      	adcs	r3, r1
 8004cb6:	617b      	str	r3, [r7, #20]
 8004cb8:	f04f 0200 	mov.w	r2, #0
 8004cbc:	f04f 0300 	mov.w	r3, #0
 8004cc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cc4:	4659      	mov	r1, fp
 8004cc6:	00cb      	lsls	r3, r1, #3
 8004cc8:	4651      	mov	r1, sl
 8004cca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cce:	4651      	mov	r1, sl
 8004cd0:	00ca      	lsls	r2, r1, #3
 8004cd2:	4610      	mov	r0, r2
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	4642      	mov	r2, r8
 8004cda:	189b      	adds	r3, r3, r2
 8004cdc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004ce0:	464b      	mov	r3, r9
 8004ce2:	460a      	mov	r2, r1
 8004ce4:	eb42 0303 	adc.w	r3, r2, r3
 8004ce8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	67bb      	str	r3, [r7, #120]	; 0x78
 8004cf6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	f04f 0300 	mov.w	r3, #0
 8004d00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004d04:	4649      	mov	r1, r9
 8004d06:	008b      	lsls	r3, r1, #2
 8004d08:	4641      	mov	r1, r8
 8004d0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d0e:	4641      	mov	r1, r8
 8004d10:	008a      	lsls	r2, r1, #2
 8004d12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004d16:	f7fb ff9f 	bl	8000c58 <__aeabi_uldivmod>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	4611      	mov	r1, r2
 8004d20:	4b38      	ldr	r3, [pc, #224]	; (8004e04 <UART_SetConfig+0x4e4>)
 8004d22:	fba3 2301 	umull	r2, r3, r3, r1
 8004d26:	095b      	lsrs	r3, r3, #5
 8004d28:	2264      	movs	r2, #100	; 0x64
 8004d2a:	fb02 f303 	mul.w	r3, r2, r3
 8004d2e:	1acb      	subs	r3, r1, r3
 8004d30:	011b      	lsls	r3, r3, #4
 8004d32:	3332      	adds	r3, #50	; 0x32
 8004d34:	4a33      	ldr	r2, [pc, #204]	; (8004e04 <UART_SetConfig+0x4e4>)
 8004d36:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3a:	095b      	lsrs	r3, r3, #5
 8004d3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d40:	441c      	add	r4, r3
 8004d42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d46:	2200      	movs	r2, #0
 8004d48:	673b      	str	r3, [r7, #112]	; 0x70
 8004d4a:	677a      	str	r2, [r7, #116]	; 0x74
 8004d4c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004d50:	4642      	mov	r2, r8
 8004d52:	464b      	mov	r3, r9
 8004d54:	1891      	adds	r1, r2, r2
 8004d56:	60b9      	str	r1, [r7, #8]
 8004d58:	415b      	adcs	r3, r3
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d60:	4641      	mov	r1, r8
 8004d62:	1851      	adds	r1, r2, r1
 8004d64:	6039      	str	r1, [r7, #0]
 8004d66:	4649      	mov	r1, r9
 8004d68:	414b      	adcs	r3, r1
 8004d6a:	607b      	str	r3, [r7, #4]
 8004d6c:	f04f 0200 	mov.w	r2, #0
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d78:	4659      	mov	r1, fp
 8004d7a:	00cb      	lsls	r3, r1, #3
 8004d7c:	4651      	mov	r1, sl
 8004d7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d82:	4651      	mov	r1, sl
 8004d84:	00ca      	lsls	r2, r1, #3
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	4642      	mov	r2, r8
 8004d8e:	189b      	adds	r3, r3, r2
 8004d90:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d92:	464b      	mov	r3, r9
 8004d94:	460a      	mov	r2, r1
 8004d96:	eb42 0303 	adc.w	r3, r2, r3
 8004d9a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	663b      	str	r3, [r7, #96]	; 0x60
 8004da6:	667a      	str	r2, [r7, #100]	; 0x64
 8004da8:	f04f 0200 	mov.w	r2, #0
 8004dac:	f04f 0300 	mov.w	r3, #0
 8004db0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004db4:	4649      	mov	r1, r9
 8004db6:	008b      	lsls	r3, r1, #2
 8004db8:	4641      	mov	r1, r8
 8004dba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dbe:	4641      	mov	r1, r8
 8004dc0:	008a      	lsls	r2, r1, #2
 8004dc2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004dc6:	f7fb ff47 	bl	8000c58 <__aeabi_uldivmod>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4b0d      	ldr	r3, [pc, #52]	; (8004e04 <UART_SetConfig+0x4e4>)
 8004dd0:	fba3 1302 	umull	r1, r3, r3, r2
 8004dd4:	095b      	lsrs	r3, r3, #5
 8004dd6:	2164      	movs	r1, #100	; 0x64
 8004dd8:	fb01 f303 	mul.w	r3, r1, r3
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	011b      	lsls	r3, r3, #4
 8004de0:	3332      	adds	r3, #50	; 0x32
 8004de2:	4a08      	ldr	r2, [pc, #32]	; (8004e04 <UART_SetConfig+0x4e4>)
 8004de4:	fba2 2303 	umull	r2, r3, r2, r3
 8004de8:	095b      	lsrs	r3, r3, #5
 8004dea:	f003 020f 	and.w	r2, r3, #15
 8004dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4422      	add	r2, r4
 8004df6:	609a      	str	r2, [r3, #8]
}
 8004df8:	bf00      	nop
 8004dfa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e04:	51eb851f 	.word	0x51eb851f

08004e08 <__cvt>:
 8004e08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e0c:	ec55 4b10 	vmov	r4, r5, d0
 8004e10:	2d00      	cmp	r5, #0
 8004e12:	460e      	mov	r6, r1
 8004e14:	4619      	mov	r1, r3
 8004e16:	462b      	mov	r3, r5
 8004e18:	bfbb      	ittet	lt
 8004e1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004e1e:	461d      	movlt	r5, r3
 8004e20:	2300      	movge	r3, #0
 8004e22:	232d      	movlt	r3, #45	; 0x2d
 8004e24:	700b      	strb	r3, [r1, #0]
 8004e26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e2c:	4691      	mov	r9, r2
 8004e2e:	f023 0820 	bic.w	r8, r3, #32
 8004e32:	bfbc      	itt	lt
 8004e34:	4622      	movlt	r2, r4
 8004e36:	4614      	movlt	r4, r2
 8004e38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e3c:	d005      	beq.n	8004e4a <__cvt+0x42>
 8004e3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004e42:	d100      	bne.n	8004e46 <__cvt+0x3e>
 8004e44:	3601      	adds	r6, #1
 8004e46:	2102      	movs	r1, #2
 8004e48:	e000      	b.n	8004e4c <__cvt+0x44>
 8004e4a:	2103      	movs	r1, #3
 8004e4c:	ab03      	add	r3, sp, #12
 8004e4e:	9301      	str	r3, [sp, #4]
 8004e50:	ab02      	add	r3, sp, #8
 8004e52:	9300      	str	r3, [sp, #0]
 8004e54:	ec45 4b10 	vmov	d0, r4, r5
 8004e58:	4653      	mov	r3, sl
 8004e5a:	4632      	mov	r2, r6
 8004e5c:	f000 fdec 	bl	8005a38 <_dtoa_r>
 8004e60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004e64:	4607      	mov	r7, r0
 8004e66:	d102      	bne.n	8004e6e <__cvt+0x66>
 8004e68:	f019 0f01 	tst.w	r9, #1
 8004e6c:	d022      	beq.n	8004eb4 <__cvt+0xac>
 8004e6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e72:	eb07 0906 	add.w	r9, r7, r6
 8004e76:	d110      	bne.n	8004e9a <__cvt+0x92>
 8004e78:	783b      	ldrb	r3, [r7, #0]
 8004e7a:	2b30      	cmp	r3, #48	; 0x30
 8004e7c:	d10a      	bne.n	8004e94 <__cvt+0x8c>
 8004e7e:	2200      	movs	r2, #0
 8004e80:	2300      	movs	r3, #0
 8004e82:	4620      	mov	r0, r4
 8004e84:	4629      	mov	r1, r5
 8004e86:	f7fb fe27 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e8a:	b918      	cbnz	r0, 8004e94 <__cvt+0x8c>
 8004e8c:	f1c6 0601 	rsb	r6, r6, #1
 8004e90:	f8ca 6000 	str.w	r6, [sl]
 8004e94:	f8da 3000 	ldr.w	r3, [sl]
 8004e98:	4499      	add	r9, r3
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	4629      	mov	r1, r5
 8004ea2:	f7fb fe19 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ea6:	b108      	cbz	r0, 8004eac <__cvt+0xa4>
 8004ea8:	f8cd 900c 	str.w	r9, [sp, #12]
 8004eac:	2230      	movs	r2, #48	; 0x30
 8004eae:	9b03      	ldr	r3, [sp, #12]
 8004eb0:	454b      	cmp	r3, r9
 8004eb2:	d307      	bcc.n	8004ec4 <__cvt+0xbc>
 8004eb4:	9b03      	ldr	r3, [sp, #12]
 8004eb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004eb8:	1bdb      	subs	r3, r3, r7
 8004eba:	4638      	mov	r0, r7
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	b004      	add	sp, #16
 8004ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ec4:	1c59      	adds	r1, r3, #1
 8004ec6:	9103      	str	r1, [sp, #12]
 8004ec8:	701a      	strb	r2, [r3, #0]
 8004eca:	e7f0      	b.n	8004eae <__cvt+0xa6>

08004ecc <__exponent>:
 8004ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2900      	cmp	r1, #0
 8004ed2:	bfb8      	it	lt
 8004ed4:	4249      	neglt	r1, r1
 8004ed6:	f803 2b02 	strb.w	r2, [r3], #2
 8004eda:	bfb4      	ite	lt
 8004edc:	222d      	movlt	r2, #45	; 0x2d
 8004ede:	222b      	movge	r2, #43	; 0x2b
 8004ee0:	2909      	cmp	r1, #9
 8004ee2:	7042      	strb	r2, [r0, #1]
 8004ee4:	dd2a      	ble.n	8004f3c <__exponent+0x70>
 8004ee6:	f10d 0207 	add.w	r2, sp, #7
 8004eea:	4617      	mov	r7, r2
 8004eec:	260a      	movs	r6, #10
 8004eee:	4694      	mov	ip, r2
 8004ef0:	fb91 f5f6 	sdiv	r5, r1, r6
 8004ef4:	fb06 1415 	mls	r4, r6, r5, r1
 8004ef8:	3430      	adds	r4, #48	; 0x30
 8004efa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004efe:	460c      	mov	r4, r1
 8004f00:	2c63      	cmp	r4, #99	; 0x63
 8004f02:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8004f06:	4629      	mov	r1, r5
 8004f08:	dcf1      	bgt.n	8004eee <__exponent+0x22>
 8004f0a:	3130      	adds	r1, #48	; 0x30
 8004f0c:	f1ac 0402 	sub.w	r4, ip, #2
 8004f10:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004f14:	1c41      	adds	r1, r0, #1
 8004f16:	4622      	mov	r2, r4
 8004f18:	42ba      	cmp	r2, r7
 8004f1a:	d30a      	bcc.n	8004f32 <__exponent+0x66>
 8004f1c:	f10d 0209 	add.w	r2, sp, #9
 8004f20:	eba2 020c 	sub.w	r2, r2, ip
 8004f24:	42bc      	cmp	r4, r7
 8004f26:	bf88      	it	hi
 8004f28:	2200      	movhi	r2, #0
 8004f2a:	4413      	add	r3, r2
 8004f2c:	1a18      	subs	r0, r3, r0
 8004f2e:	b003      	add	sp, #12
 8004f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f32:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004f36:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004f3a:	e7ed      	b.n	8004f18 <__exponent+0x4c>
 8004f3c:	2330      	movs	r3, #48	; 0x30
 8004f3e:	3130      	adds	r1, #48	; 0x30
 8004f40:	7083      	strb	r3, [r0, #2]
 8004f42:	70c1      	strb	r1, [r0, #3]
 8004f44:	1d03      	adds	r3, r0, #4
 8004f46:	e7f1      	b.n	8004f2c <__exponent+0x60>

08004f48 <_printf_float>:
 8004f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f4c:	ed2d 8b02 	vpush	{d8}
 8004f50:	b08d      	sub	sp, #52	; 0x34
 8004f52:	460c      	mov	r4, r1
 8004f54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004f58:	4616      	mov	r6, r2
 8004f5a:	461f      	mov	r7, r3
 8004f5c:	4605      	mov	r5, r0
 8004f5e:	f000 fca3 	bl	80058a8 <_localeconv_r>
 8004f62:	f8d0 a000 	ldr.w	sl, [r0]
 8004f66:	4650      	mov	r0, sl
 8004f68:	f7fb f98a 	bl	8000280 <strlen>
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	930a      	str	r3, [sp, #40]	; 0x28
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	9305      	str	r3, [sp, #20]
 8004f74:	f8d8 3000 	ldr.w	r3, [r8]
 8004f78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004f7c:	3307      	adds	r3, #7
 8004f7e:	f023 0307 	bic.w	r3, r3, #7
 8004f82:	f103 0208 	add.w	r2, r3, #8
 8004f86:	f8c8 2000 	str.w	r2, [r8]
 8004f8a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004f92:	9307      	str	r3, [sp, #28]
 8004f94:	f8cd 8018 	str.w	r8, [sp, #24]
 8004f98:	ee08 0a10 	vmov	s16, r0
 8004f9c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004fa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fa4:	4b9e      	ldr	r3, [pc, #632]	; (8005220 <_printf_float+0x2d8>)
 8004fa6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004faa:	f7fb fdc7 	bl	8000b3c <__aeabi_dcmpun>
 8004fae:	bb88      	cbnz	r0, 8005014 <_printf_float+0xcc>
 8004fb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fb4:	4b9a      	ldr	r3, [pc, #616]	; (8005220 <_printf_float+0x2d8>)
 8004fb6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fba:	f7fb fda1 	bl	8000b00 <__aeabi_dcmple>
 8004fbe:	bb48      	cbnz	r0, 8005014 <_printf_float+0xcc>
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	4640      	mov	r0, r8
 8004fc6:	4649      	mov	r1, r9
 8004fc8:	f7fb fd90 	bl	8000aec <__aeabi_dcmplt>
 8004fcc:	b110      	cbz	r0, 8004fd4 <_printf_float+0x8c>
 8004fce:	232d      	movs	r3, #45	; 0x2d
 8004fd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fd4:	4a93      	ldr	r2, [pc, #588]	; (8005224 <_printf_float+0x2dc>)
 8004fd6:	4b94      	ldr	r3, [pc, #592]	; (8005228 <_printf_float+0x2e0>)
 8004fd8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004fdc:	bf94      	ite	ls
 8004fde:	4690      	movls	r8, r2
 8004fe0:	4698      	movhi	r8, r3
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	6123      	str	r3, [r4, #16]
 8004fe6:	9b05      	ldr	r3, [sp, #20]
 8004fe8:	f023 0304 	bic.w	r3, r3, #4
 8004fec:	6023      	str	r3, [r4, #0]
 8004fee:	f04f 0900 	mov.w	r9, #0
 8004ff2:	9700      	str	r7, [sp, #0]
 8004ff4:	4633      	mov	r3, r6
 8004ff6:	aa0b      	add	r2, sp, #44	; 0x2c
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	4628      	mov	r0, r5
 8004ffc:	f000 f9da 	bl	80053b4 <_printf_common>
 8005000:	3001      	adds	r0, #1
 8005002:	f040 8090 	bne.w	8005126 <_printf_float+0x1de>
 8005006:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800500a:	b00d      	add	sp, #52	; 0x34
 800500c:	ecbd 8b02 	vpop	{d8}
 8005010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005014:	4642      	mov	r2, r8
 8005016:	464b      	mov	r3, r9
 8005018:	4640      	mov	r0, r8
 800501a:	4649      	mov	r1, r9
 800501c:	f7fb fd8e 	bl	8000b3c <__aeabi_dcmpun>
 8005020:	b140      	cbz	r0, 8005034 <_printf_float+0xec>
 8005022:	464b      	mov	r3, r9
 8005024:	2b00      	cmp	r3, #0
 8005026:	bfbc      	itt	lt
 8005028:	232d      	movlt	r3, #45	; 0x2d
 800502a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800502e:	4a7f      	ldr	r2, [pc, #508]	; (800522c <_printf_float+0x2e4>)
 8005030:	4b7f      	ldr	r3, [pc, #508]	; (8005230 <_printf_float+0x2e8>)
 8005032:	e7d1      	b.n	8004fd8 <_printf_float+0x90>
 8005034:	6863      	ldr	r3, [r4, #4]
 8005036:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800503a:	9206      	str	r2, [sp, #24]
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	d13f      	bne.n	80050c0 <_printf_float+0x178>
 8005040:	2306      	movs	r3, #6
 8005042:	6063      	str	r3, [r4, #4]
 8005044:	9b05      	ldr	r3, [sp, #20]
 8005046:	6861      	ldr	r1, [r4, #4]
 8005048:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800504c:	2300      	movs	r3, #0
 800504e:	9303      	str	r3, [sp, #12]
 8005050:	ab0a      	add	r3, sp, #40	; 0x28
 8005052:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005056:	ab09      	add	r3, sp, #36	; 0x24
 8005058:	ec49 8b10 	vmov	d0, r8, r9
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	6022      	str	r2, [r4, #0]
 8005060:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005064:	4628      	mov	r0, r5
 8005066:	f7ff fecf 	bl	8004e08 <__cvt>
 800506a:	9b06      	ldr	r3, [sp, #24]
 800506c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800506e:	2b47      	cmp	r3, #71	; 0x47
 8005070:	4680      	mov	r8, r0
 8005072:	d108      	bne.n	8005086 <_printf_float+0x13e>
 8005074:	1cc8      	adds	r0, r1, #3
 8005076:	db02      	blt.n	800507e <_printf_float+0x136>
 8005078:	6863      	ldr	r3, [r4, #4]
 800507a:	4299      	cmp	r1, r3
 800507c:	dd41      	ble.n	8005102 <_printf_float+0x1ba>
 800507e:	f1ab 0302 	sub.w	r3, fp, #2
 8005082:	fa5f fb83 	uxtb.w	fp, r3
 8005086:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800508a:	d820      	bhi.n	80050ce <_printf_float+0x186>
 800508c:	3901      	subs	r1, #1
 800508e:	465a      	mov	r2, fp
 8005090:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005094:	9109      	str	r1, [sp, #36]	; 0x24
 8005096:	f7ff ff19 	bl	8004ecc <__exponent>
 800509a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800509c:	1813      	adds	r3, r2, r0
 800509e:	2a01      	cmp	r2, #1
 80050a0:	4681      	mov	r9, r0
 80050a2:	6123      	str	r3, [r4, #16]
 80050a4:	dc02      	bgt.n	80050ac <_printf_float+0x164>
 80050a6:	6822      	ldr	r2, [r4, #0]
 80050a8:	07d2      	lsls	r2, r2, #31
 80050aa:	d501      	bpl.n	80050b0 <_printf_float+0x168>
 80050ac:	3301      	adds	r3, #1
 80050ae:	6123      	str	r3, [r4, #16]
 80050b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d09c      	beq.n	8004ff2 <_printf_float+0xaa>
 80050b8:	232d      	movs	r3, #45	; 0x2d
 80050ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050be:	e798      	b.n	8004ff2 <_printf_float+0xaa>
 80050c0:	9a06      	ldr	r2, [sp, #24]
 80050c2:	2a47      	cmp	r2, #71	; 0x47
 80050c4:	d1be      	bne.n	8005044 <_printf_float+0xfc>
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1bc      	bne.n	8005044 <_printf_float+0xfc>
 80050ca:	2301      	movs	r3, #1
 80050cc:	e7b9      	b.n	8005042 <_printf_float+0xfa>
 80050ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80050d2:	d118      	bne.n	8005106 <_printf_float+0x1be>
 80050d4:	2900      	cmp	r1, #0
 80050d6:	6863      	ldr	r3, [r4, #4]
 80050d8:	dd0b      	ble.n	80050f2 <_printf_float+0x1aa>
 80050da:	6121      	str	r1, [r4, #16]
 80050dc:	b913      	cbnz	r3, 80050e4 <_printf_float+0x19c>
 80050de:	6822      	ldr	r2, [r4, #0]
 80050e0:	07d0      	lsls	r0, r2, #31
 80050e2:	d502      	bpl.n	80050ea <_printf_float+0x1a2>
 80050e4:	3301      	adds	r3, #1
 80050e6:	440b      	add	r3, r1
 80050e8:	6123      	str	r3, [r4, #16]
 80050ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80050ec:	f04f 0900 	mov.w	r9, #0
 80050f0:	e7de      	b.n	80050b0 <_printf_float+0x168>
 80050f2:	b913      	cbnz	r3, 80050fa <_printf_float+0x1b2>
 80050f4:	6822      	ldr	r2, [r4, #0]
 80050f6:	07d2      	lsls	r2, r2, #31
 80050f8:	d501      	bpl.n	80050fe <_printf_float+0x1b6>
 80050fa:	3302      	adds	r3, #2
 80050fc:	e7f4      	b.n	80050e8 <_printf_float+0x1a0>
 80050fe:	2301      	movs	r3, #1
 8005100:	e7f2      	b.n	80050e8 <_printf_float+0x1a0>
 8005102:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005108:	4299      	cmp	r1, r3
 800510a:	db05      	blt.n	8005118 <_printf_float+0x1d0>
 800510c:	6823      	ldr	r3, [r4, #0]
 800510e:	6121      	str	r1, [r4, #16]
 8005110:	07d8      	lsls	r0, r3, #31
 8005112:	d5ea      	bpl.n	80050ea <_printf_float+0x1a2>
 8005114:	1c4b      	adds	r3, r1, #1
 8005116:	e7e7      	b.n	80050e8 <_printf_float+0x1a0>
 8005118:	2900      	cmp	r1, #0
 800511a:	bfd4      	ite	le
 800511c:	f1c1 0202 	rsble	r2, r1, #2
 8005120:	2201      	movgt	r2, #1
 8005122:	4413      	add	r3, r2
 8005124:	e7e0      	b.n	80050e8 <_printf_float+0x1a0>
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	055a      	lsls	r2, r3, #21
 800512a:	d407      	bmi.n	800513c <_printf_float+0x1f4>
 800512c:	6923      	ldr	r3, [r4, #16]
 800512e:	4642      	mov	r2, r8
 8005130:	4631      	mov	r1, r6
 8005132:	4628      	mov	r0, r5
 8005134:	47b8      	blx	r7
 8005136:	3001      	adds	r0, #1
 8005138:	d12c      	bne.n	8005194 <_printf_float+0x24c>
 800513a:	e764      	b.n	8005006 <_printf_float+0xbe>
 800513c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005140:	f240 80e0 	bls.w	8005304 <_printf_float+0x3bc>
 8005144:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005148:	2200      	movs	r2, #0
 800514a:	2300      	movs	r3, #0
 800514c:	f7fb fcc4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005150:	2800      	cmp	r0, #0
 8005152:	d034      	beq.n	80051be <_printf_float+0x276>
 8005154:	4a37      	ldr	r2, [pc, #220]	; (8005234 <_printf_float+0x2ec>)
 8005156:	2301      	movs	r3, #1
 8005158:	4631      	mov	r1, r6
 800515a:	4628      	mov	r0, r5
 800515c:	47b8      	blx	r7
 800515e:	3001      	adds	r0, #1
 8005160:	f43f af51 	beq.w	8005006 <_printf_float+0xbe>
 8005164:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005168:	429a      	cmp	r2, r3
 800516a:	db02      	blt.n	8005172 <_printf_float+0x22a>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	07d8      	lsls	r0, r3, #31
 8005170:	d510      	bpl.n	8005194 <_printf_float+0x24c>
 8005172:	ee18 3a10 	vmov	r3, s16
 8005176:	4652      	mov	r2, sl
 8005178:	4631      	mov	r1, r6
 800517a:	4628      	mov	r0, r5
 800517c:	47b8      	blx	r7
 800517e:	3001      	adds	r0, #1
 8005180:	f43f af41 	beq.w	8005006 <_printf_float+0xbe>
 8005184:	f04f 0800 	mov.w	r8, #0
 8005188:	f104 091a 	add.w	r9, r4, #26
 800518c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800518e:	3b01      	subs	r3, #1
 8005190:	4543      	cmp	r3, r8
 8005192:	dc09      	bgt.n	80051a8 <_printf_float+0x260>
 8005194:	6823      	ldr	r3, [r4, #0]
 8005196:	079b      	lsls	r3, r3, #30
 8005198:	f100 8107 	bmi.w	80053aa <_printf_float+0x462>
 800519c:	68e0      	ldr	r0, [r4, #12]
 800519e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051a0:	4298      	cmp	r0, r3
 80051a2:	bfb8      	it	lt
 80051a4:	4618      	movlt	r0, r3
 80051a6:	e730      	b.n	800500a <_printf_float+0xc2>
 80051a8:	2301      	movs	r3, #1
 80051aa:	464a      	mov	r2, r9
 80051ac:	4631      	mov	r1, r6
 80051ae:	4628      	mov	r0, r5
 80051b0:	47b8      	blx	r7
 80051b2:	3001      	adds	r0, #1
 80051b4:	f43f af27 	beq.w	8005006 <_printf_float+0xbe>
 80051b8:	f108 0801 	add.w	r8, r8, #1
 80051bc:	e7e6      	b.n	800518c <_printf_float+0x244>
 80051be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	dc39      	bgt.n	8005238 <_printf_float+0x2f0>
 80051c4:	4a1b      	ldr	r2, [pc, #108]	; (8005234 <_printf_float+0x2ec>)
 80051c6:	2301      	movs	r3, #1
 80051c8:	4631      	mov	r1, r6
 80051ca:	4628      	mov	r0, r5
 80051cc:	47b8      	blx	r7
 80051ce:	3001      	adds	r0, #1
 80051d0:	f43f af19 	beq.w	8005006 <_printf_float+0xbe>
 80051d4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80051d8:	4313      	orrs	r3, r2
 80051da:	d102      	bne.n	80051e2 <_printf_float+0x29a>
 80051dc:	6823      	ldr	r3, [r4, #0]
 80051de:	07d9      	lsls	r1, r3, #31
 80051e0:	d5d8      	bpl.n	8005194 <_printf_float+0x24c>
 80051e2:	ee18 3a10 	vmov	r3, s16
 80051e6:	4652      	mov	r2, sl
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b8      	blx	r7
 80051ee:	3001      	adds	r0, #1
 80051f0:	f43f af09 	beq.w	8005006 <_printf_float+0xbe>
 80051f4:	f04f 0900 	mov.w	r9, #0
 80051f8:	f104 0a1a 	add.w	sl, r4, #26
 80051fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051fe:	425b      	negs	r3, r3
 8005200:	454b      	cmp	r3, r9
 8005202:	dc01      	bgt.n	8005208 <_printf_float+0x2c0>
 8005204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005206:	e792      	b.n	800512e <_printf_float+0x1e6>
 8005208:	2301      	movs	r3, #1
 800520a:	4652      	mov	r2, sl
 800520c:	4631      	mov	r1, r6
 800520e:	4628      	mov	r0, r5
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	f43f aef7 	beq.w	8005006 <_printf_float+0xbe>
 8005218:	f109 0901 	add.w	r9, r9, #1
 800521c:	e7ee      	b.n	80051fc <_printf_float+0x2b4>
 800521e:	bf00      	nop
 8005220:	7fefffff 	.word	0x7fefffff
 8005224:	08007bf8 	.word	0x08007bf8
 8005228:	08007bfc 	.word	0x08007bfc
 800522c:	08007c00 	.word	0x08007c00
 8005230:	08007c04 	.word	0x08007c04
 8005234:	08007c08 	.word	0x08007c08
 8005238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800523a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800523c:	429a      	cmp	r2, r3
 800523e:	bfa8      	it	ge
 8005240:	461a      	movge	r2, r3
 8005242:	2a00      	cmp	r2, #0
 8005244:	4691      	mov	r9, r2
 8005246:	dc37      	bgt.n	80052b8 <_printf_float+0x370>
 8005248:	f04f 0b00 	mov.w	fp, #0
 800524c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005250:	f104 021a 	add.w	r2, r4, #26
 8005254:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005256:	9305      	str	r3, [sp, #20]
 8005258:	eba3 0309 	sub.w	r3, r3, r9
 800525c:	455b      	cmp	r3, fp
 800525e:	dc33      	bgt.n	80052c8 <_printf_float+0x380>
 8005260:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005264:	429a      	cmp	r2, r3
 8005266:	db3b      	blt.n	80052e0 <_printf_float+0x398>
 8005268:	6823      	ldr	r3, [r4, #0]
 800526a:	07da      	lsls	r2, r3, #31
 800526c:	d438      	bmi.n	80052e0 <_printf_float+0x398>
 800526e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005272:	eba2 0903 	sub.w	r9, r2, r3
 8005276:	9b05      	ldr	r3, [sp, #20]
 8005278:	1ad2      	subs	r2, r2, r3
 800527a:	4591      	cmp	r9, r2
 800527c:	bfa8      	it	ge
 800527e:	4691      	movge	r9, r2
 8005280:	f1b9 0f00 	cmp.w	r9, #0
 8005284:	dc35      	bgt.n	80052f2 <_printf_float+0x3aa>
 8005286:	f04f 0800 	mov.w	r8, #0
 800528a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800528e:	f104 0a1a 	add.w	sl, r4, #26
 8005292:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005296:	1a9b      	subs	r3, r3, r2
 8005298:	eba3 0309 	sub.w	r3, r3, r9
 800529c:	4543      	cmp	r3, r8
 800529e:	f77f af79 	ble.w	8005194 <_printf_float+0x24c>
 80052a2:	2301      	movs	r3, #1
 80052a4:	4652      	mov	r2, sl
 80052a6:	4631      	mov	r1, r6
 80052a8:	4628      	mov	r0, r5
 80052aa:	47b8      	blx	r7
 80052ac:	3001      	adds	r0, #1
 80052ae:	f43f aeaa 	beq.w	8005006 <_printf_float+0xbe>
 80052b2:	f108 0801 	add.w	r8, r8, #1
 80052b6:	e7ec      	b.n	8005292 <_printf_float+0x34a>
 80052b8:	4613      	mov	r3, r2
 80052ba:	4631      	mov	r1, r6
 80052bc:	4642      	mov	r2, r8
 80052be:	4628      	mov	r0, r5
 80052c0:	47b8      	blx	r7
 80052c2:	3001      	adds	r0, #1
 80052c4:	d1c0      	bne.n	8005248 <_printf_float+0x300>
 80052c6:	e69e      	b.n	8005006 <_printf_float+0xbe>
 80052c8:	2301      	movs	r3, #1
 80052ca:	4631      	mov	r1, r6
 80052cc:	4628      	mov	r0, r5
 80052ce:	9205      	str	r2, [sp, #20]
 80052d0:	47b8      	blx	r7
 80052d2:	3001      	adds	r0, #1
 80052d4:	f43f ae97 	beq.w	8005006 <_printf_float+0xbe>
 80052d8:	9a05      	ldr	r2, [sp, #20]
 80052da:	f10b 0b01 	add.w	fp, fp, #1
 80052de:	e7b9      	b.n	8005254 <_printf_float+0x30c>
 80052e0:	ee18 3a10 	vmov	r3, s16
 80052e4:	4652      	mov	r2, sl
 80052e6:	4631      	mov	r1, r6
 80052e8:	4628      	mov	r0, r5
 80052ea:	47b8      	blx	r7
 80052ec:	3001      	adds	r0, #1
 80052ee:	d1be      	bne.n	800526e <_printf_float+0x326>
 80052f0:	e689      	b.n	8005006 <_printf_float+0xbe>
 80052f2:	9a05      	ldr	r2, [sp, #20]
 80052f4:	464b      	mov	r3, r9
 80052f6:	4442      	add	r2, r8
 80052f8:	4631      	mov	r1, r6
 80052fa:	4628      	mov	r0, r5
 80052fc:	47b8      	blx	r7
 80052fe:	3001      	adds	r0, #1
 8005300:	d1c1      	bne.n	8005286 <_printf_float+0x33e>
 8005302:	e680      	b.n	8005006 <_printf_float+0xbe>
 8005304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005306:	2a01      	cmp	r2, #1
 8005308:	dc01      	bgt.n	800530e <_printf_float+0x3c6>
 800530a:	07db      	lsls	r3, r3, #31
 800530c:	d53a      	bpl.n	8005384 <_printf_float+0x43c>
 800530e:	2301      	movs	r3, #1
 8005310:	4642      	mov	r2, r8
 8005312:	4631      	mov	r1, r6
 8005314:	4628      	mov	r0, r5
 8005316:	47b8      	blx	r7
 8005318:	3001      	adds	r0, #1
 800531a:	f43f ae74 	beq.w	8005006 <_printf_float+0xbe>
 800531e:	ee18 3a10 	vmov	r3, s16
 8005322:	4652      	mov	r2, sl
 8005324:	4631      	mov	r1, r6
 8005326:	4628      	mov	r0, r5
 8005328:	47b8      	blx	r7
 800532a:	3001      	adds	r0, #1
 800532c:	f43f ae6b 	beq.w	8005006 <_printf_float+0xbe>
 8005330:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005334:	2200      	movs	r2, #0
 8005336:	2300      	movs	r3, #0
 8005338:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800533c:	f7fb fbcc 	bl	8000ad8 <__aeabi_dcmpeq>
 8005340:	b9d8      	cbnz	r0, 800537a <_printf_float+0x432>
 8005342:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005346:	f108 0201 	add.w	r2, r8, #1
 800534a:	4631      	mov	r1, r6
 800534c:	4628      	mov	r0, r5
 800534e:	47b8      	blx	r7
 8005350:	3001      	adds	r0, #1
 8005352:	d10e      	bne.n	8005372 <_printf_float+0x42a>
 8005354:	e657      	b.n	8005006 <_printf_float+0xbe>
 8005356:	2301      	movs	r3, #1
 8005358:	4652      	mov	r2, sl
 800535a:	4631      	mov	r1, r6
 800535c:	4628      	mov	r0, r5
 800535e:	47b8      	blx	r7
 8005360:	3001      	adds	r0, #1
 8005362:	f43f ae50 	beq.w	8005006 <_printf_float+0xbe>
 8005366:	f108 0801 	add.w	r8, r8, #1
 800536a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800536c:	3b01      	subs	r3, #1
 800536e:	4543      	cmp	r3, r8
 8005370:	dcf1      	bgt.n	8005356 <_printf_float+0x40e>
 8005372:	464b      	mov	r3, r9
 8005374:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005378:	e6da      	b.n	8005130 <_printf_float+0x1e8>
 800537a:	f04f 0800 	mov.w	r8, #0
 800537e:	f104 0a1a 	add.w	sl, r4, #26
 8005382:	e7f2      	b.n	800536a <_printf_float+0x422>
 8005384:	2301      	movs	r3, #1
 8005386:	4642      	mov	r2, r8
 8005388:	e7df      	b.n	800534a <_printf_float+0x402>
 800538a:	2301      	movs	r3, #1
 800538c:	464a      	mov	r2, r9
 800538e:	4631      	mov	r1, r6
 8005390:	4628      	mov	r0, r5
 8005392:	47b8      	blx	r7
 8005394:	3001      	adds	r0, #1
 8005396:	f43f ae36 	beq.w	8005006 <_printf_float+0xbe>
 800539a:	f108 0801 	add.w	r8, r8, #1
 800539e:	68e3      	ldr	r3, [r4, #12]
 80053a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053a2:	1a5b      	subs	r3, r3, r1
 80053a4:	4543      	cmp	r3, r8
 80053a6:	dcf0      	bgt.n	800538a <_printf_float+0x442>
 80053a8:	e6f8      	b.n	800519c <_printf_float+0x254>
 80053aa:	f04f 0800 	mov.w	r8, #0
 80053ae:	f104 0919 	add.w	r9, r4, #25
 80053b2:	e7f4      	b.n	800539e <_printf_float+0x456>

080053b4 <_printf_common>:
 80053b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053b8:	4616      	mov	r6, r2
 80053ba:	4699      	mov	r9, r3
 80053bc:	688a      	ldr	r2, [r1, #8]
 80053be:	690b      	ldr	r3, [r1, #16]
 80053c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053c4:	4293      	cmp	r3, r2
 80053c6:	bfb8      	it	lt
 80053c8:	4613      	movlt	r3, r2
 80053ca:	6033      	str	r3, [r6, #0]
 80053cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053d0:	4607      	mov	r7, r0
 80053d2:	460c      	mov	r4, r1
 80053d4:	b10a      	cbz	r2, 80053da <_printf_common+0x26>
 80053d6:	3301      	adds	r3, #1
 80053d8:	6033      	str	r3, [r6, #0]
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	0699      	lsls	r1, r3, #26
 80053de:	bf42      	ittt	mi
 80053e0:	6833      	ldrmi	r3, [r6, #0]
 80053e2:	3302      	addmi	r3, #2
 80053e4:	6033      	strmi	r3, [r6, #0]
 80053e6:	6825      	ldr	r5, [r4, #0]
 80053e8:	f015 0506 	ands.w	r5, r5, #6
 80053ec:	d106      	bne.n	80053fc <_printf_common+0x48>
 80053ee:	f104 0a19 	add.w	sl, r4, #25
 80053f2:	68e3      	ldr	r3, [r4, #12]
 80053f4:	6832      	ldr	r2, [r6, #0]
 80053f6:	1a9b      	subs	r3, r3, r2
 80053f8:	42ab      	cmp	r3, r5
 80053fa:	dc26      	bgt.n	800544a <_printf_common+0x96>
 80053fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005400:	1e13      	subs	r3, r2, #0
 8005402:	6822      	ldr	r2, [r4, #0]
 8005404:	bf18      	it	ne
 8005406:	2301      	movne	r3, #1
 8005408:	0692      	lsls	r2, r2, #26
 800540a:	d42b      	bmi.n	8005464 <_printf_common+0xb0>
 800540c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005410:	4649      	mov	r1, r9
 8005412:	4638      	mov	r0, r7
 8005414:	47c0      	blx	r8
 8005416:	3001      	adds	r0, #1
 8005418:	d01e      	beq.n	8005458 <_printf_common+0xa4>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	6922      	ldr	r2, [r4, #16]
 800541e:	f003 0306 	and.w	r3, r3, #6
 8005422:	2b04      	cmp	r3, #4
 8005424:	bf02      	ittt	eq
 8005426:	68e5      	ldreq	r5, [r4, #12]
 8005428:	6833      	ldreq	r3, [r6, #0]
 800542a:	1aed      	subeq	r5, r5, r3
 800542c:	68a3      	ldr	r3, [r4, #8]
 800542e:	bf0c      	ite	eq
 8005430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005434:	2500      	movne	r5, #0
 8005436:	4293      	cmp	r3, r2
 8005438:	bfc4      	itt	gt
 800543a:	1a9b      	subgt	r3, r3, r2
 800543c:	18ed      	addgt	r5, r5, r3
 800543e:	2600      	movs	r6, #0
 8005440:	341a      	adds	r4, #26
 8005442:	42b5      	cmp	r5, r6
 8005444:	d11a      	bne.n	800547c <_printf_common+0xc8>
 8005446:	2000      	movs	r0, #0
 8005448:	e008      	b.n	800545c <_printf_common+0xa8>
 800544a:	2301      	movs	r3, #1
 800544c:	4652      	mov	r2, sl
 800544e:	4649      	mov	r1, r9
 8005450:	4638      	mov	r0, r7
 8005452:	47c0      	blx	r8
 8005454:	3001      	adds	r0, #1
 8005456:	d103      	bne.n	8005460 <_printf_common+0xac>
 8005458:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800545c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005460:	3501      	adds	r5, #1
 8005462:	e7c6      	b.n	80053f2 <_printf_common+0x3e>
 8005464:	18e1      	adds	r1, r4, r3
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	2030      	movs	r0, #48	; 0x30
 800546a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800546e:	4422      	add	r2, r4
 8005470:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005474:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005478:	3302      	adds	r3, #2
 800547a:	e7c7      	b.n	800540c <_printf_common+0x58>
 800547c:	2301      	movs	r3, #1
 800547e:	4622      	mov	r2, r4
 8005480:	4649      	mov	r1, r9
 8005482:	4638      	mov	r0, r7
 8005484:	47c0      	blx	r8
 8005486:	3001      	adds	r0, #1
 8005488:	d0e6      	beq.n	8005458 <_printf_common+0xa4>
 800548a:	3601      	adds	r6, #1
 800548c:	e7d9      	b.n	8005442 <_printf_common+0x8e>
	...

08005490 <_printf_i>:
 8005490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005494:	7e0f      	ldrb	r7, [r1, #24]
 8005496:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005498:	2f78      	cmp	r7, #120	; 0x78
 800549a:	4691      	mov	r9, r2
 800549c:	4680      	mov	r8, r0
 800549e:	460c      	mov	r4, r1
 80054a0:	469a      	mov	sl, r3
 80054a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054a6:	d807      	bhi.n	80054b8 <_printf_i+0x28>
 80054a8:	2f62      	cmp	r7, #98	; 0x62
 80054aa:	d80a      	bhi.n	80054c2 <_printf_i+0x32>
 80054ac:	2f00      	cmp	r7, #0
 80054ae:	f000 80d4 	beq.w	800565a <_printf_i+0x1ca>
 80054b2:	2f58      	cmp	r7, #88	; 0x58
 80054b4:	f000 80c0 	beq.w	8005638 <_printf_i+0x1a8>
 80054b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054c0:	e03a      	b.n	8005538 <_printf_i+0xa8>
 80054c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80054c6:	2b15      	cmp	r3, #21
 80054c8:	d8f6      	bhi.n	80054b8 <_printf_i+0x28>
 80054ca:	a101      	add	r1, pc, #4	; (adr r1, 80054d0 <_printf_i+0x40>)
 80054cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054d0:	08005529 	.word	0x08005529
 80054d4:	0800553d 	.word	0x0800553d
 80054d8:	080054b9 	.word	0x080054b9
 80054dc:	080054b9 	.word	0x080054b9
 80054e0:	080054b9 	.word	0x080054b9
 80054e4:	080054b9 	.word	0x080054b9
 80054e8:	0800553d 	.word	0x0800553d
 80054ec:	080054b9 	.word	0x080054b9
 80054f0:	080054b9 	.word	0x080054b9
 80054f4:	080054b9 	.word	0x080054b9
 80054f8:	080054b9 	.word	0x080054b9
 80054fc:	08005641 	.word	0x08005641
 8005500:	08005569 	.word	0x08005569
 8005504:	080055fb 	.word	0x080055fb
 8005508:	080054b9 	.word	0x080054b9
 800550c:	080054b9 	.word	0x080054b9
 8005510:	08005663 	.word	0x08005663
 8005514:	080054b9 	.word	0x080054b9
 8005518:	08005569 	.word	0x08005569
 800551c:	080054b9 	.word	0x080054b9
 8005520:	080054b9 	.word	0x080054b9
 8005524:	08005603 	.word	0x08005603
 8005528:	682b      	ldr	r3, [r5, #0]
 800552a:	1d1a      	adds	r2, r3, #4
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	602a      	str	r2, [r5, #0]
 8005530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005534:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005538:	2301      	movs	r3, #1
 800553a:	e09f      	b.n	800567c <_printf_i+0x1ec>
 800553c:	6820      	ldr	r0, [r4, #0]
 800553e:	682b      	ldr	r3, [r5, #0]
 8005540:	0607      	lsls	r7, r0, #24
 8005542:	f103 0104 	add.w	r1, r3, #4
 8005546:	6029      	str	r1, [r5, #0]
 8005548:	d501      	bpl.n	800554e <_printf_i+0xbe>
 800554a:	681e      	ldr	r6, [r3, #0]
 800554c:	e003      	b.n	8005556 <_printf_i+0xc6>
 800554e:	0646      	lsls	r6, r0, #25
 8005550:	d5fb      	bpl.n	800554a <_printf_i+0xba>
 8005552:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005556:	2e00      	cmp	r6, #0
 8005558:	da03      	bge.n	8005562 <_printf_i+0xd2>
 800555a:	232d      	movs	r3, #45	; 0x2d
 800555c:	4276      	negs	r6, r6
 800555e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005562:	485a      	ldr	r0, [pc, #360]	; (80056cc <_printf_i+0x23c>)
 8005564:	230a      	movs	r3, #10
 8005566:	e012      	b.n	800558e <_printf_i+0xfe>
 8005568:	682b      	ldr	r3, [r5, #0]
 800556a:	6820      	ldr	r0, [r4, #0]
 800556c:	1d19      	adds	r1, r3, #4
 800556e:	6029      	str	r1, [r5, #0]
 8005570:	0605      	lsls	r5, r0, #24
 8005572:	d501      	bpl.n	8005578 <_printf_i+0xe8>
 8005574:	681e      	ldr	r6, [r3, #0]
 8005576:	e002      	b.n	800557e <_printf_i+0xee>
 8005578:	0641      	lsls	r1, r0, #25
 800557a:	d5fb      	bpl.n	8005574 <_printf_i+0xe4>
 800557c:	881e      	ldrh	r6, [r3, #0]
 800557e:	4853      	ldr	r0, [pc, #332]	; (80056cc <_printf_i+0x23c>)
 8005580:	2f6f      	cmp	r7, #111	; 0x6f
 8005582:	bf0c      	ite	eq
 8005584:	2308      	moveq	r3, #8
 8005586:	230a      	movne	r3, #10
 8005588:	2100      	movs	r1, #0
 800558a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800558e:	6865      	ldr	r5, [r4, #4]
 8005590:	60a5      	str	r5, [r4, #8]
 8005592:	2d00      	cmp	r5, #0
 8005594:	bfa2      	ittt	ge
 8005596:	6821      	ldrge	r1, [r4, #0]
 8005598:	f021 0104 	bicge.w	r1, r1, #4
 800559c:	6021      	strge	r1, [r4, #0]
 800559e:	b90e      	cbnz	r6, 80055a4 <_printf_i+0x114>
 80055a0:	2d00      	cmp	r5, #0
 80055a2:	d04b      	beq.n	800563c <_printf_i+0x1ac>
 80055a4:	4615      	mov	r5, r2
 80055a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80055aa:	fb03 6711 	mls	r7, r3, r1, r6
 80055ae:	5dc7      	ldrb	r7, [r0, r7]
 80055b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055b4:	4637      	mov	r7, r6
 80055b6:	42bb      	cmp	r3, r7
 80055b8:	460e      	mov	r6, r1
 80055ba:	d9f4      	bls.n	80055a6 <_printf_i+0x116>
 80055bc:	2b08      	cmp	r3, #8
 80055be:	d10b      	bne.n	80055d8 <_printf_i+0x148>
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	07de      	lsls	r6, r3, #31
 80055c4:	d508      	bpl.n	80055d8 <_printf_i+0x148>
 80055c6:	6923      	ldr	r3, [r4, #16]
 80055c8:	6861      	ldr	r1, [r4, #4]
 80055ca:	4299      	cmp	r1, r3
 80055cc:	bfde      	ittt	le
 80055ce:	2330      	movle	r3, #48	; 0x30
 80055d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055d4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80055d8:	1b52      	subs	r2, r2, r5
 80055da:	6122      	str	r2, [r4, #16]
 80055dc:	f8cd a000 	str.w	sl, [sp]
 80055e0:	464b      	mov	r3, r9
 80055e2:	aa03      	add	r2, sp, #12
 80055e4:	4621      	mov	r1, r4
 80055e6:	4640      	mov	r0, r8
 80055e8:	f7ff fee4 	bl	80053b4 <_printf_common>
 80055ec:	3001      	adds	r0, #1
 80055ee:	d14a      	bne.n	8005686 <_printf_i+0x1f6>
 80055f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055f4:	b004      	add	sp, #16
 80055f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055fa:	6823      	ldr	r3, [r4, #0]
 80055fc:	f043 0320 	orr.w	r3, r3, #32
 8005600:	6023      	str	r3, [r4, #0]
 8005602:	4833      	ldr	r0, [pc, #204]	; (80056d0 <_printf_i+0x240>)
 8005604:	2778      	movs	r7, #120	; 0x78
 8005606:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	6829      	ldr	r1, [r5, #0]
 800560e:	061f      	lsls	r7, r3, #24
 8005610:	f851 6b04 	ldr.w	r6, [r1], #4
 8005614:	d402      	bmi.n	800561c <_printf_i+0x18c>
 8005616:	065f      	lsls	r7, r3, #25
 8005618:	bf48      	it	mi
 800561a:	b2b6      	uxthmi	r6, r6
 800561c:	07df      	lsls	r7, r3, #31
 800561e:	bf48      	it	mi
 8005620:	f043 0320 	orrmi.w	r3, r3, #32
 8005624:	6029      	str	r1, [r5, #0]
 8005626:	bf48      	it	mi
 8005628:	6023      	strmi	r3, [r4, #0]
 800562a:	b91e      	cbnz	r6, 8005634 <_printf_i+0x1a4>
 800562c:	6823      	ldr	r3, [r4, #0]
 800562e:	f023 0320 	bic.w	r3, r3, #32
 8005632:	6023      	str	r3, [r4, #0]
 8005634:	2310      	movs	r3, #16
 8005636:	e7a7      	b.n	8005588 <_printf_i+0xf8>
 8005638:	4824      	ldr	r0, [pc, #144]	; (80056cc <_printf_i+0x23c>)
 800563a:	e7e4      	b.n	8005606 <_printf_i+0x176>
 800563c:	4615      	mov	r5, r2
 800563e:	e7bd      	b.n	80055bc <_printf_i+0x12c>
 8005640:	682b      	ldr	r3, [r5, #0]
 8005642:	6826      	ldr	r6, [r4, #0]
 8005644:	6961      	ldr	r1, [r4, #20]
 8005646:	1d18      	adds	r0, r3, #4
 8005648:	6028      	str	r0, [r5, #0]
 800564a:	0635      	lsls	r5, r6, #24
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	d501      	bpl.n	8005654 <_printf_i+0x1c4>
 8005650:	6019      	str	r1, [r3, #0]
 8005652:	e002      	b.n	800565a <_printf_i+0x1ca>
 8005654:	0670      	lsls	r0, r6, #25
 8005656:	d5fb      	bpl.n	8005650 <_printf_i+0x1c0>
 8005658:	8019      	strh	r1, [r3, #0]
 800565a:	2300      	movs	r3, #0
 800565c:	6123      	str	r3, [r4, #16]
 800565e:	4615      	mov	r5, r2
 8005660:	e7bc      	b.n	80055dc <_printf_i+0x14c>
 8005662:	682b      	ldr	r3, [r5, #0]
 8005664:	1d1a      	adds	r2, r3, #4
 8005666:	602a      	str	r2, [r5, #0]
 8005668:	681d      	ldr	r5, [r3, #0]
 800566a:	6862      	ldr	r2, [r4, #4]
 800566c:	2100      	movs	r1, #0
 800566e:	4628      	mov	r0, r5
 8005670:	f7fa fdb6 	bl	80001e0 <memchr>
 8005674:	b108      	cbz	r0, 800567a <_printf_i+0x1ea>
 8005676:	1b40      	subs	r0, r0, r5
 8005678:	6060      	str	r0, [r4, #4]
 800567a:	6863      	ldr	r3, [r4, #4]
 800567c:	6123      	str	r3, [r4, #16]
 800567e:	2300      	movs	r3, #0
 8005680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005684:	e7aa      	b.n	80055dc <_printf_i+0x14c>
 8005686:	6923      	ldr	r3, [r4, #16]
 8005688:	462a      	mov	r2, r5
 800568a:	4649      	mov	r1, r9
 800568c:	4640      	mov	r0, r8
 800568e:	47d0      	blx	sl
 8005690:	3001      	adds	r0, #1
 8005692:	d0ad      	beq.n	80055f0 <_printf_i+0x160>
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	079b      	lsls	r3, r3, #30
 8005698:	d413      	bmi.n	80056c2 <_printf_i+0x232>
 800569a:	68e0      	ldr	r0, [r4, #12]
 800569c:	9b03      	ldr	r3, [sp, #12]
 800569e:	4298      	cmp	r0, r3
 80056a0:	bfb8      	it	lt
 80056a2:	4618      	movlt	r0, r3
 80056a4:	e7a6      	b.n	80055f4 <_printf_i+0x164>
 80056a6:	2301      	movs	r3, #1
 80056a8:	4632      	mov	r2, r6
 80056aa:	4649      	mov	r1, r9
 80056ac:	4640      	mov	r0, r8
 80056ae:	47d0      	blx	sl
 80056b0:	3001      	adds	r0, #1
 80056b2:	d09d      	beq.n	80055f0 <_printf_i+0x160>
 80056b4:	3501      	adds	r5, #1
 80056b6:	68e3      	ldr	r3, [r4, #12]
 80056b8:	9903      	ldr	r1, [sp, #12]
 80056ba:	1a5b      	subs	r3, r3, r1
 80056bc:	42ab      	cmp	r3, r5
 80056be:	dcf2      	bgt.n	80056a6 <_printf_i+0x216>
 80056c0:	e7eb      	b.n	800569a <_printf_i+0x20a>
 80056c2:	2500      	movs	r5, #0
 80056c4:	f104 0619 	add.w	r6, r4, #25
 80056c8:	e7f5      	b.n	80056b6 <_printf_i+0x226>
 80056ca:	bf00      	nop
 80056cc:	08007c0a 	.word	0x08007c0a
 80056d0:	08007c1b 	.word	0x08007c1b

080056d4 <siprintf>:
 80056d4:	b40e      	push	{r1, r2, r3}
 80056d6:	b500      	push	{lr}
 80056d8:	b09c      	sub	sp, #112	; 0x70
 80056da:	ab1d      	add	r3, sp, #116	; 0x74
 80056dc:	9002      	str	r0, [sp, #8]
 80056de:	9006      	str	r0, [sp, #24]
 80056e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80056e4:	4809      	ldr	r0, [pc, #36]	; (800570c <siprintf+0x38>)
 80056e6:	9107      	str	r1, [sp, #28]
 80056e8:	9104      	str	r1, [sp, #16]
 80056ea:	4909      	ldr	r1, [pc, #36]	; (8005710 <siprintf+0x3c>)
 80056ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80056f0:	9105      	str	r1, [sp, #20]
 80056f2:	6800      	ldr	r0, [r0, #0]
 80056f4:	9301      	str	r3, [sp, #4]
 80056f6:	a902      	add	r1, sp, #8
 80056f8:	f000 ffea 	bl	80066d0 <_svfiprintf_r>
 80056fc:	9b02      	ldr	r3, [sp, #8]
 80056fe:	2200      	movs	r2, #0
 8005700:	701a      	strb	r2, [r3, #0]
 8005702:	b01c      	add	sp, #112	; 0x70
 8005704:	f85d eb04 	ldr.w	lr, [sp], #4
 8005708:	b003      	add	sp, #12
 800570a:	4770      	bx	lr
 800570c:	20000068 	.word	0x20000068
 8005710:	ffff0208 	.word	0xffff0208

08005714 <std>:
 8005714:	2300      	movs	r3, #0
 8005716:	b510      	push	{r4, lr}
 8005718:	4604      	mov	r4, r0
 800571a:	e9c0 3300 	strd	r3, r3, [r0]
 800571e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005722:	6083      	str	r3, [r0, #8]
 8005724:	8181      	strh	r1, [r0, #12]
 8005726:	6643      	str	r3, [r0, #100]	; 0x64
 8005728:	81c2      	strh	r2, [r0, #14]
 800572a:	6183      	str	r3, [r0, #24]
 800572c:	4619      	mov	r1, r3
 800572e:	2208      	movs	r2, #8
 8005730:	305c      	adds	r0, #92	; 0x5c
 8005732:	f000 f8b1 	bl	8005898 <memset>
 8005736:	4b0d      	ldr	r3, [pc, #52]	; (800576c <std+0x58>)
 8005738:	6263      	str	r3, [r4, #36]	; 0x24
 800573a:	4b0d      	ldr	r3, [pc, #52]	; (8005770 <std+0x5c>)
 800573c:	62a3      	str	r3, [r4, #40]	; 0x28
 800573e:	4b0d      	ldr	r3, [pc, #52]	; (8005774 <std+0x60>)
 8005740:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005742:	4b0d      	ldr	r3, [pc, #52]	; (8005778 <std+0x64>)
 8005744:	6323      	str	r3, [r4, #48]	; 0x30
 8005746:	4b0d      	ldr	r3, [pc, #52]	; (800577c <std+0x68>)
 8005748:	6224      	str	r4, [r4, #32]
 800574a:	429c      	cmp	r4, r3
 800574c:	d006      	beq.n	800575c <std+0x48>
 800574e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005752:	4294      	cmp	r4, r2
 8005754:	d002      	beq.n	800575c <std+0x48>
 8005756:	33d0      	adds	r3, #208	; 0xd0
 8005758:	429c      	cmp	r4, r3
 800575a:	d105      	bne.n	8005768 <std+0x54>
 800575c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005764:	f000 b8ce 	b.w	8005904 <__retarget_lock_init_recursive>
 8005768:	bd10      	pop	{r4, pc}
 800576a:	bf00      	nop
 800576c:	08007289 	.word	0x08007289
 8005770:	080072ab 	.word	0x080072ab
 8005774:	080072e3 	.word	0x080072e3
 8005778:	08007307 	.word	0x08007307
 800577c:	200002e0 	.word	0x200002e0

08005780 <stdio_exit_handler>:
 8005780:	4a02      	ldr	r2, [pc, #8]	; (800578c <stdio_exit_handler+0xc>)
 8005782:	4903      	ldr	r1, [pc, #12]	; (8005790 <stdio_exit_handler+0x10>)
 8005784:	4803      	ldr	r0, [pc, #12]	; (8005794 <stdio_exit_handler+0x14>)
 8005786:	f000 b869 	b.w	800585c <_fwalk_sglue>
 800578a:	bf00      	nop
 800578c:	20000010 	.word	0x20000010
 8005790:	08006b29 	.word	0x08006b29
 8005794:	2000001c 	.word	0x2000001c

08005798 <cleanup_stdio>:
 8005798:	6841      	ldr	r1, [r0, #4]
 800579a:	4b0c      	ldr	r3, [pc, #48]	; (80057cc <cleanup_stdio+0x34>)
 800579c:	4299      	cmp	r1, r3
 800579e:	b510      	push	{r4, lr}
 80057a0:	4604      	mov	r4, r0
 80057a2:	d001      	beq.n	80057a8 <cleanup_stdio+0x10>
 80057a4:	f001 f9c0 	bl	8006b28 <_fflush_r>
 80057a8:	68a1      	ldr	r1, [r4, #8]
 80057aa:	4b09      	ldr	r3, [pc, #36]	; (80057d0 <cleanup_stdio+0x38>)
 80057ac:	4299      	cmp	r1, r3
 80057ae:	d002      	beq.n	80057b6 <cleanup_stdio+0x1e>
 80057b0:	4620      	mov	r0, r4
 80057b2:	f001 f9b9 	bl	8006b28 <_fflush_r>
 80057b6:	68e1      	ldr	r1, [r4, #12]
 80057b8:	4b06      	ldr	r3, [pc, #24]	; (80057d4 <cleanup_stdio+0x3c>)
 80057ba:	4299      	cmp	r1, r3
 80057bc:	d004      	beq.n	80057c8 <cleanup_stdio+0x30>
 80057be:	4620      	mov	r0, r4
 80057c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057c4:	f001 b9b0 	b.w	8006b28 <_fflush_r>
 80057c8:	bd10      	pop	{r4, pc}
 80057ca:	bf00      	nop
 80057cc:	200002e0 	.word	0x200002e0
 80057d0:	20000348 	.word	0x20000348
 80057d4:	200003b0 	.word	0x200003b0

080057d8 <global_stdio_init.part.0>:
 80057d8:	b510      	push	{r4, lr}
 80057da:	4b0b      	ldr	r3, [pc, #44]	; (8005808 <global_stdio_init.part.0+0x30>)
 80057dc:	4c0b      	ldr	r4, [pc, #44]	; (800580c <global_stdio_init.part.0+0x34>)
 80057de:	4a0c      	ldr	r2, [pc, #48]	; (8005810 <global_stdio_init.part.0+0x38>)
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	4620      	mov	r0, r4
 80057e4:	2200      	movs	r2, #0
 80057e6:	2104      	movs	r1, #4
 80057e8:	f7ff ff94 	bl	8005714 <std>
 80057ec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80057f0:	2201      	movs	r2, #1
 80057f2:	2109      	movs	r1, #9
 80057f4:	f7ff ff8e 	bl	8005714 <std>
 80057f8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80057fc:	2202      	movs	r2, #2
 80057fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005802:	2112      	movs	r1, #18
 8005804:	f7ff bf86 	b.w	8005714 <std>
 8005808:	20000418 	.word	0x20000418
 800580c:	200002e0 	.word	0x200002e0
 8005810:	08005781 	.word	0x08005781

08005814 <__sfp_lock_acquire>:
 8005814:	4801      	ldr	r0, [pc, #4]	; (800581c <__sfp_lock_acquire+0x8>)
 8005816:	f000 b876 	b.w	8005906 <__retarget_lock_acquire_recursive>
 800581a:	bf00      	nop
 800581c:	2000041d 	.word	0x2000041d

08005820 <__sfp_lock_release>:
 8005820:	4801      	ldr	r0, [pc, #4]	; (8005828 <__sfp_lock_release+0x8>)
 8005822:	f000 b871 	b.w	8005908 <__retarget_lock_release_recursive>
 8005826:	bf00      	nop
 8005828:	2000041d 	.word	0x2000041d

0800582c <__sinit>:
 800582c:	b510      	push	{r4, lr}
 800582e:	4604      	mov	r4, r0
 8005830:	f7ff fff0 	bl	8005814 <__sfp_lock_acquire>
 8005834:	6a23      	ldr	r3, [r4, #32]
 8005836:	b11b      	cbz	r3, 8005840 <__sinit+0x14>
 8005838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800583c:	f7ff bff0 	b.w	8005820 <__sfp_lock_release>
 8005840:	4b04      	ldr	r3, [pc, #16]	; (8005854 <__sinit+0x28>)
 8005842:	6223      	str	r3, [r4, #32]
 8005844:	4b04      	ldr	r3, [pc, #16]	; (8005858 <__sinit+0x2c>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1f5      	bne.n	8005838 <__sinit+0xc>
 800584c:	f7ff ffc4 	bl	80057d8 <global_stdio_init.part.0>
 8005850:	e7f2      	b.n	8005838 <__sinit+0xc>
 8005852:	bf00      	nop
 8005854:	08005799 	.word	0x08005799
 8005858:	20000418 	.word	0x20000418

0800585c <_fwalk_sglue>:
 800585c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005860:	4607      	mov	r7, r0
 8005862:	4688      	mov	r8, r1
 8005864:	4614      	mov	r4, r2
 8005866:	2600      	movs	r6, #0
 8005868:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800586c:	f1b9 0901 	subs.w	r9, r9, #1
 8005870:	d505      	bpl.n	800587e <_fwalk_sglue+0x22>
 8005872:	6824      	ldr	r4, [r4, #0]
 8005874:	2c00      	cmp	r4, #0
 8005876:	d1f7      	bne.n	8005868 <_fwalk_sglue+0xc>
 8005878:	4630      	mov	r0, r6
 800587a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800587e:	89ab      	ldrh	r3, [r5, #12]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d907      	bls.n	8005894 <_fwalk_sglue+0x38>
 8005884:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005888:	3301      	adds	r3, #1
 800588a:	d003      	beq.n	8005894 <_fwalk_sglue+0x38>
 800588c:	4629      	mov	r1, r5
 800588e:	4638      	mov	r0, r7
 8005890:	47c0      	blx	r8
 8005892:	4306      	orrs	r6, r0
 8005894:	3568      	adds	r5, #104	; 0x68
 8005896:	e7e9      	b.n	800586c <_fwalk_sglue+0x10>

08005898 <memset>:
 8005898:	4402      	add	r2, r0
 800589a:	4603      	mov	r3, r0
 800589c:	4293      	cmp	r3, r2
 800589e:	d100      	bne.n	80058a2 <memset+0xa>
 80058a0:	4770      	bx	lr
 80058a2:	f803 1b01 	strb.w	r1, [r3], #1
 80058a6:	e7f9      	b.n	800589c <memset+0x4>

080058a8 <_localeconv_r>:
 80058a8:	4800      	ldr	r0, [pc, #0]	; (80058ac <_localeconv_r+0x4>)
 80058aa:	4770      	bx	lr
 80058ac:	2000015c 	.word	0x2000015c

080058b0 <__errno>:
 80058b0:	4b01      	ldr	r3, [pc, #4]	; (80058b8 <__errno+0x8>)
 80058b2:	6818      	ldr	r0, [r3, #0]
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	20000068 	.word	0x20000068

080058bc <__libc_init_array>:
 80058bc:	b570      	push	{r4, r5, r6, lr}
 80058be:	4d0d      	ldr	r5, [pc, #52]	; (80058f4 <__libc_init_array+0x38>)
 80058c0:	4c0d      	ldr	r4, [pc, #52]	; (80058f8 <__libc_init_array+0x3c>)
 80058c2:	1b64      	subs	r4, r4, r5
 80058c4:	10a4      	asrs	r4, r4, #2
 80058c6:	2600      	movs	r6, #0
 80058c8:	42a6      	cmp	r6, r4
 80058ca:	d109      	bne.n	80058e0 <__libc_init_array+0x24>
 80058cc:	4d0b      	ldr	r5, [pc, #44]	; (80058fc <__libc_init_array+0x40>)
 80058ce:	4c0c      	ldr	r4, [pc, #48]	; (8005900 <__libc_init_array+0x44>)
 80058d0:	f002 f91e 	bl	8007b10 <_init>
 80058d4:	1b64      	subs	r4, r4, r5
 80058d6:	10a4      	asrs	r4, r4, #2
 80058d8:	2600      	movs	r6, #0
 80058da:	42a6      	cmp	r6, r4
 80058dc:	d105      	bne.n	80058ea <__libc_init_array+0x2e>
 80058de:	bd70      	pop	{r4, r5, r6, pc}
 80058e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058e4:	4798      	blx	r3
 80058e6:	3601      	adds	r6, #1
 80058e8:	e7ee      	b.n	80058c8 <__libc_init_array+0xc>
 80058ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ee:	4798      	blx	r3
 80058f0:	3601      	adds	r6, #1
 80058f2:	e7f2      	b.n	80058da <__libc_init_array+0x1e>
 80058f4:	08007f74 	.word	0x08007f74
 80058f8:	08007f74 	.word	0x08007f74
 80058fc:	08007f74 	.word	0x08007f74
 8005900:	08007f78 	.word	0x08007f78

08005904 <__retarget_lock_init_recursive>:
 8005904:	4770      	bx	lr

08005906 <__retarget_lock_acquire_recursive>:
 8005906:	4770      	bx	lr

08005908 <__retarget_lock_release_recursive>:
 8005908:	4770      	bx	lr

0800590a <memcpy>:
 800590a:	440a      	add	r2, r1
 800590c:	4291      	cmp	r1, r2
 800590e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005912:	d100      	bne.n	8005916 <memcpy+0xc>
 8005914:	4770      	bx	lr
 8005916:	b510      	push	{r4, lr}
 8005918:	f811 4b01 	ldrb.w	r4, [r1], #1
 800591c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005920:	4291      	cmp	r1, r2
 8005922:	d1f9      	bne.n	8005918 <memcpy+0xe>
 8005924:	bd10      	pop	{r4, pc}

08005926 <quorem>:
 8005926:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800592a:	6903      	ldr	r3, [r0, #16]
 800592c:	690c      	ldr	r4, [r1, #16]
 800592e:	42a3      	cmp	r3, r4
 8005930:	4607      	mov	r7, r0
 8005932:	db7e      	blt.n	8005a32 <quorem+0x10c>
 8005934:	3c01      	subs	r4, #1
 8005936:	f101 0814 	add.w	r8, r1, #20
 800593a:	f100 0514 	add.w	r5, r0, #20
 800593e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005942:	9301      	str	r3, [sp, #4]
 8005944:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005948:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800594c:	3301      	adds	r3, #1
 800594e:	429a      	cmp	r2, r3
 8005950:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005954:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005958:	fbb2 f6f3 	udiv	r6, r2, r3
 800595c:	d331      	bcc.n	80059c2 <quorem+0x9c>
 800595e:	f04f 0e00 	mov.w	lr, #0
 8005962:	4640      	mov	r0, r8
 8005964:	46ac      	mov	ip, r5
 8005966:	46f2      	mov	sl, lr
 8005968:	f850 2b04 	ldr.w	r2, [r0], #4
 800596c:	b293      	uxth	r3, r2
 800596e:	fb06 e303 	mla	r3, r6, r3, lr
 8005972:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005976:	0c1a      	lsrs	r2, r3, #16
 8005978:	b29b      	uxth	r3, r3
 800597a:	ebaa 0303 	sub.w	r3, sl, r3
 800597e:	f8dc a000 	ldr.w	sl, [ip]
 8005982:	fa13 f38a 	uxtah	r3, r3, sl
 8005986:	fb06 220e 	mla	r2, r6, lr, r2
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	9b00      	ldr	r3, [sp, #0]
 800598e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005992:	b292      	uxth	r2, r2
 8005994:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005998:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800599c:	f8bd 3000 	ldrh.w	r3, [sp]
 80059a0:	4581      	cmp	r9, r0
 80059a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059a6:	f84c 3b04 	str.w	r3, [ip], #4
 80059aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80059ae:	d2db      	bcs.n	8005968 <quorem+0x42>
 80059b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80059b4:	b92b      	cbnz	r3, 80059c2 <quorem+0x9c>
 80059b6:	9b01      	ldr	r3, [sp, #4]
 80059b8:	3b04      	subs	r3, #4
 80059ba:	429d      	cmp	r5, r3
 80059bc:	461a      	mov	r2, r3
 80059be:	d32c      	bcc.n	8005a1a <quorem+0xf4>
 80059c0:	613c      	str	r4, [r7, #16]
 80059c2:	4638      	mov	r0, r7
 80059c4:	f001 fb60 	bl	8007088 <__mcmp>
 80059c8:	2800      	cmp	r0, #0
 80059ca:	db22      	blt.n	8005a12 <quorem+0xec>
 80059cc:	3601      	adds	r6, #1
 80059ce:	4629      	mov	r1, r5
 80059d0:	2000      	movs	r0, #0
 80059d2:	f858 2b04 	ldr.w	r2, [r8], #4
 80059d6:	f8d1 c000 	ldr.w	ip, [r1]
 80059da:	b293      	uxth	r3, r2
 80059dc:	1ac3      	subs	r3, r0, r3
 80059de:	0c12      	lsrs	r2, r2, #16
 80059e0:	fa13 f38c 	uxtah	r3, r3, ip
 80059e4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80059e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059f2:	45c1      	cmp	r9, r8
 80059f4:	f841 3b04 	str.w	r3, [r1], #4
 80059f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80059fc:	d2e9      	bcs.n	80059d2 <quorem+0xac>
 80059fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a06:	b922      	cbnz	r2, 8005a12 <quorem+0xec>
 8005a08:	3b04      	subs	r3, #4
 8005a0a:	429d      	cmp	r5, r3
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	d30a      	bcc.n	8005a26 <quorem+0x100>
 8005a10:	613c      	str	r4, [r7, #16]
 8005a12:	4630      	mov	r0, r6
 8005a14:	b003      	add	sp, #12
 8005a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a1a:	6812      	ldr	r2, [r2, #0]
 8005a1c:	3b04      	subs	r3, #4
 8005a1e:	2a00      	cmp	r2, #0
 8005a20:	d1ce      	bne.n	80059c0 <quorem+0x9a>
 8005a22:	3c01      	subs	r4, #1
 8005a24:	e7c9      	b.n	80059ba <quorem+0x94>
 8005a26:	6812      	ldr	r2, [r2, #0]
 8005a28:	3b04      	subs	r3, #4
 8005a2a:	2a00      	cmp	r2, #0
 8005a2c:	d1f0      	bne.n	8005a10 <quorem+0xea>
 8005a2e:	3c01      	subs	r4, #1
 8005a30:	e7eb      	b.n	8005a0a <quorem+0xe4>
 8005a32:	2000      	movs	r0, #0
 8005a34:	e7ee      	b.n	8005a14 <quorem+0xee>
	...

08005a38 <_dtoa_r>:
 8005a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3c:	ed2d 8b04 	vpush	{d8-d9}
 8005a40:	69c5      	ldr	r5, [r0, #28]
 8005a42:	b093      	sub	sp, #76	; 0x4c
 8005a44:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005a48:	ec57 6b10 	vmov	r6, r7, d0
 8005a4c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a50:	9107      	str	r1, [sp, #28]
 8005a52:	4604      	mov	r4, r0
 8005a54:	920a      	str	r2, [sp, #40]	; 0x28
 8005a56:	930d      	str	r3, [sp, #52]	; 0x34
 8005a58:	b975      	cbnz	r5, 8005a78 <_dtoa_r+0x40>
 8005a5a:	2010      	movs	r0, #16
 8005a5c:	f000 ff36 	bl	80068cc <malloc>
 8005a60:	4602      	mov	r2, r0
 8005a62:	61e0      	str	r0, [r4, #28]
 8005a64:	b920      	cbnz	r0, 8005a70 <_dtoa_r+0x38>
 8005a66:	4bae      	ldr	r3, [pc, #696]	; (8005d20 <_dtoa_r+0x2e8>)
 8005a68:	21ef      	movs	r1, #239	; 0xef
 8005a6a:	48ae      	ldr	r0, [pc, #696]	; (8005d24 <_dtoa_r+0x2ec>)
 8005a6c:	f001 fcee 	bl	800744c <__assert_func>
 8005a70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a74:	6005      	str	r5, [r0, #0]
 8005a76:	60c5      	str	r5, [r0, #12]
 8005a78:	69e3      	ldr	r3, [r4, #28]
 8005a7a:	6819      	ldr	r1, [r3, #0]
 8005a7c:	b151      	cbz	r1, 8005a94 <_dtoa_r+0x5c>
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	604a      	str	r2, [r1, #4]
 8005a82:	2301      	movs	r3, #1
 8005a84:	4093      	lsls	r3, r2
 8005a86:	608b      	str	r3, [r1, #8]
 8005a88:	4620      	mov	r0, r4
 8005a8a:	f001 f8c1 	bl	8006c10 <_Bfree>
 8005a8e:	69e3      	ldr	r3, [r4, #28]
 8005a90:	2200      	movs	r2, #0
 8005a92:	601a      	str	r2, [r3, #0]
 8005a94:	1e3b      	subs	r3, r7, #0
 8005a96:	bfbb      	ittet	lt
 8005a98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005a9c:	9303      	strlt	r3, [sp, #12]
 8005a9e:	2300      	movge	r3, #0
 8005aa0:	2201      	movlt	r2, #1
 8005aa2:	bfac      	ite	ge
 8005aa4:	f8c8 3000 	strge.w	r3, [r8]
 8005aa8:	f8c8 2000 	strlt.w	r2, [r8]
 8005aac:	4b9e      	ldr	r3, [pc, #632]	; (8005d28 <_dtoa_r+0x2f0>)
 8005aae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005ab2:	ea33 0308 	bics.w	r3, r3, r8
 8005ab6:	d11b      	bne.n	8005af0 <_dtoa_r+0xb8>
 8005ab8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005aba:	f242 730f 	movw	r3, #9999	; 0x270f
 8005abe:	6013      	str	r3, [r2, #0]
 8005ac0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005ac4:	4333      	orrs	r3, r6
 8005ac6:	f000 8593 	beq.w	80065f0 <_dtoa_r+0xbb8>
 8005aca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005acc:	b963      	cbnz	r3, 8005ae8 <_dtoa_r+0xb0>
 8005ace:	4b97      	ldr	r3, [pc, #604]	; (8005d2c <_dtoa_r+0x2f4>)
 8005ad0:	e027      	b.n	8005b22 <_dtoa_r+0xea>
 8005ad2:	4b97      	ldr	r3, [pc, #604]	; (8005d30 <_dtoa_r+0x2f8>)
 8005ad4:	9300      	str	r3, [sp, #0]
 8005ad6:	3308      	adds	r3, #8
 8005ad8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ada:	6013      	str	r3, [r2, #0]
 8005adc:	9800      	ldr	r0, [sp, #0]
 8005ade:	b013      	add	sp, #76	; 0x4c
 8005ae0:	ecbd 8b04 	vpop	{d8-d9}
 8005ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae8:	4b90      	ldr	r3, [pc, #576]	; (8005d2c <_dtoa_r+0x2f4>)
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	3303      	adds	r3, #3
 8005aee:	e7f3      	b.n	8005ad8 <_dtoa_r+0xa0>
 8005af0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005af4:	2200      	movs	r2, #0
 8005af6:	ec51 0b17 	vmov	r0, r1, d7
 8005afa:	eeb0 8a47 	vmov.f32	s16, s14
 8005afe:	eef0 8a67 	vmov.f32	s17, s15
 8005b02:	2300      	movs	r3, #0
 8005b04:	f7fa ffe8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b08:	4681      	mov	r9, r0
 8005b0a:	b160      	cbz	r0, 8005b26 <_dtoa_r+0xee>
 8005b0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b0e:	2301      	movs	r3, #1
 8005b10:	6013      	str	r3, [r2, #0]
 8005b12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 8568 	beq.w	80065ea <_dtoa_r+0xbb2>
 8005b1a:	4b86      	ldr	r3, [pc, #536]	; (8005d34 <_dtoa_r+0x2fc>)
 8005b1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b1e:	6013      	str	r3, [r2, #0]
 8005b20:	3b01      	subs	r3, #1
 8005b22:	9300      	str	r3, [sp, #0]
 8005b24:	e7da      	b.n	8005adc <_dtoa_r+0xa4>
 8005b26:	aa10      	add	r2, sp, #64	; 0x40
 8005b28:	a911      	add	r1, sp, #68	; 0x44
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	eeb0 0a48 	vmov.f32	s0, s16
 8005b30:	eef0 0a68 	vmov.f32	s1, s17
 8005b34:	f001 fb4e 	bl	80071d4 <__d2b>
 8005b38:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005b3c:	4682      	mov	sl, r0
 8005b3e:	2d00      	cmp	r5, #0
 8005b40:	d07f      	beq.n	8005c42 <_dtoa_r+0x20a>
 8005b42:	ee18 3a90 	vmov	r3, s17
 8005b46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b4a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005b4e:	ec51 0b18 	vmov	r0, r1, d8
 8005b52:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005b56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b5a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005b5e:	4619      	mov	r1, r3
 8005b60:	2200      	movs	r2, #0
 8005b62:	4b75      	ldr	r3, [pc, #468]	; (8005d38 <_dtoa_r+0x300>)
 8005b64:	f7fa fb98 	bl	8000298 <__aeabi_dsub>
 8005b68:	a367      	add	r3, pc, #412	; (adr r3, 8005d08 <_dtoa_r+0x2d0>)
 8005b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6e:	f7fa fd4b 	bl	8000608 <__aeabi_dmul>
 8005b72:	a367      	add	r3, pc, #412	; (adr r3, 8005d10 <_dtoa_r+0x2d8>)
 8005b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b78:	f7fa fb90 	bl	800029c <__adddf3>
 8005b7c:	4606      	mov	r6, r0
 8005b7e:	4628      	mov	r0, r5
 8005b80:	460f      	mov	r7, r1
 8005b82:	f7fa fcd7 	bl	8000534 <__aeabi_i2d>
 8005b86:	a364      	add	r3, pc, #400	; (adr r3, 8005d18 <_dtoa_r+0x2e0>)
 8005b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8c:	f7fa fd3c 	bl	8000608 <__aeabi_dmul>
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4630      	mov	r0, r6
 8005b96:	4639      	mov	r1, r7
 8005b98:	f7fa fb80 	bl	800029c <__adddf3>
 8005b9c:	4606      	mov	r6, r0
 8005b9e:	460f      	mov	r7, r1
 8005ba0:	f7fa ffe2 	bl	8000b68 <__aeabi_d2iz>
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	4683      	mov	fp, r0
 8005ba8:	2300      	movs	r3, #0
 8005baa:	4630      	mov	r0, r6
 8005bac:	4639      	mov	r1, r7
 8005bae:	f7fa ff9d 	bl	8000aec <__aeabi_dcmplt>
 8005bb2:	b148      	cbz	r0, 8005bc8 <_dtoa_r+0x190>
 8005bb4:	4658      	mov	r0, fp
 8005bb6:	f7fa fcbd 	bl	8000534 <__aeabi_i2d>
 8005bba:	4632      	mov	r2, r6
 8005bbc:	463b      	mov	r3, r7
 8005bbe:	f7fa ff8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bc2:	b908      	cbnz	r0, 8005bc8 <_dtoa_r+0x190>
 8005bc4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005bc8:	f1bb 0f16 	cmp.w	fp, #22
 8005bcc:	d857      	bhi.n	8005c7e <_dtoa_r+0x246>
 8005bce:	4b5b      	ldr	r3, [pc, #364]	; (8005d3c <_dtoa_r+0x304>)
 8005bd0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd8:	ec51 0b18 	vmov	r0, r1, d8
 8005bdc:	f7fa ff86 	bl	8000aec <__aeabi_dcmplt>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d04e      	beq.n	8005c82 <_dtoa_r+0x24a>
 8005be4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005be8:	2300      	movs	r3, #0
 8005bea:	930c      	str	r3, [sp, #48]	; 0x30
 8005bec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005bee:	1b5b      	subs	r3, r3, r5
 8005bf0:	1e5a      	subs	r2, r3, #1
 8005bf2:	bf45      	ittet	mi
 8005bf4:	f1c3 0301 	rsbmi	r3, r3, #1
 8005bf8:	9305      	strmi	r3, [sp, #20]
 8005bfa:	2300      	movpl	r3, #0
 8005bfc:	2300      	movmi	r3, #0
 8005bfe:	9206      	str	r2, [sp, #24]
 8005c00:	bf54      	ite	pl
 8005c02:	9305      	strpl	r3, [sp, #20]
 8005c04:	9306      	strmi	r3, [sp, #24]
 8005c06:	f1bb 0f00 	cmp.w	fp, #0
 8005c0a:	db3c      	blt.n	8005c86 <_dtoa_r+0x24e>
 8005c0c:	9b06      	ldr	r3, [sp, #24]
 8005c0e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005c12:	445b      	add	r3, fp
 8005c14:	9306      	str	r3, [sp, #24]
 8005c16:	2300      	movs	r3, #0
 8005c18:	9308      	str	r3, [sp, #32]
 8005c1a:	9b07      	ldr	r3, [sp, #28]
 8005c1c:	2b09      	cmp	r3, #9
 8005c1e:	d868      	bhi.n	8005cf2 <_dtoa_r+0x2ba>
 8005c20:	2b05      	cmp	r3, #5
 8005c22:	bfc4      	itt	gt
 8005c24:	3b04      	subgt	r3, #4
 8005c26:	9307      	strgt	r3, [sp, #28]
 8005c28:	9b07      	ldr	r3, [sp, #28]
 8005c2a:	f1a3 0302 	sub.w	r3, r3, #2
 8005c2e:	bfcc      	ite	gt
 8005c30:	2500      	movgt	r5, #0
 8005c32:	2501      	movle	r5, #1
 8005c34:	2b03      	cmp	r3, #3
 8005c36:	f200 8085 	bhi.w	8005d44 <_dtoa_r+0x30c>
 8005c3a:	e8df f003 	tbb	[pc, r3]
 8005c3e:	3b2e      	.short	0x3b2e
 8005c40:	5839      	.short	0x5839
 8005c42:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005c46:	441d      	add	r5, r3
 8005c48:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	bfc1      	itttt	gt
 8005c50:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c54:	fa08 f803 	lslgt.w	r8, r8, r3
 8005c58:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005c5c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005c60:	bfd6      	itet	le
 8005c62:	f1c3 0320 	rsble	r3, r3, #32
 8005c66:	ea48 0003 	orrgt.w	r0, r8, r3
 8005c6a:	fa06 f003 	lslle.w	r0, r6, r3
 8005c6e:	f7fa fc51 	bl	8000514 <__aeabi_ui2d>
 8005c72:	2201      	movs	r2, #1
 8005c74:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005c78:	3d01      	subs	r5, #1
 8005c7a:	920e      	str	r2, [sp, #56]	; 0x38
 8005c7c:	e76f      	b.n	8005b5e <_dtoa_r+0x126>
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e7b3      	b.n	8005bea <_dtoa_r+0x1b2>
 8005c82:	900c      	str	r0, [sp, #48]	; 0x30
 8005c84:	e7b2      	b.n	8005bec <_dtoa_r+0x1b4>
 8005c86:	9b05      	ldr	r3, [sp, #20]
 8005c88:	eba3 030b 	sub.w	r3, r3, fp
 8005c8c:	9305      	str	r3, [sp, #20]
 8005c8e:	f1cb 0300 	rsb	r3, fp, #0
 8005c92:	9308      	str	r3, [sp, #32]
 8005c94:	2300      	movs	r3, #0
 8005c96:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c98:	e7bf      	b.n	8005c1a <_dtoa_r+0x1e2>
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	9309      	str	r3, [sp, #36]	; 0x24
 8005c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	dc52      	bgt.n	8005d4a <_dtoa_r+0x312>
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	9301      	str	r3, [sp, #4]
 8005ca8:	9304      	str	r3, [sp, #16]
 8005caa:	461a      	mov	r2, r3
 8005cac:	920a      	str	r2, [sp, #40]	; 0x28
 8005cae:	e00b      	b.n	8005cc8 <_dtoa_r+0x290>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e7f3      	b.n	8005c9c <_dtoa_r+0x264>
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8005cb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cba:	445b      	add	r3, fp
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	9304      	str	r3, [sp, #16]
 8005cc4:	bfb8      	it	lt
 8005cc6:	2301      	movlt	r3, #1
 8005cc8:	69e0      	ldr	r0, [r4, #28]
 8005cca:	2100      	movs	r1, #0
 8005ccc:	2204      	movs	r2, #4
 8005cce:	f102 0614 	add.w	r6, r2, #20
 8005cd2:	429e      	cmp	r6, r3
 8005cd4:	d93d      	bls.n	8005d52 <_dtoa_r+0x31a>
 8005cd6:	6041      	str	r1, [r0, #4]
 8005cd8:	4620      	mov	r0, r4
 8005cda:	f000 ff59 	bl	8006b90 <_Balloc>
 8005cde:	9000      	str	r0, [sp, #0]
 8005ce0:	2800      	cmp	r0, #0
 8005ce2:	d139      	bne.n	8005d58 <_dtoa_r+0x320>
 8005ce4:	4b16      	ldr	r3, [pc, #88]	; (8005d40 <_dtoa_r+0x308>)
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	f240 11af 	movw	r1, #431	; 0x1af
 8005cec:	e6bd      	b.n	8005a6a <_dtoa_r+0x32>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e7e1      	b.n	8005cb6 <_dtoa_r+0x27e>
 8005cf2:	2501      	movs	r5, #1
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	9307      	str	r3, [sp, #28]
 8005cf8:	9509      	str	r5, [sp, #36]	; 0x24
 8005cfa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cfe:	9301      	str	r3, [sp, #4]
 8005d00:	9304      	str	r3, [sp, #16]
 8005d02:	2200      	movs	r2, #0
 8005d04:	2312      	movs	r3, #18
 8005d06:	e7d1      	b.n	8005cac <_dtoa_r+0x274>
 8005d08:	636f4361 	.word	0x636f4361
 8005d0c:	3fd287a7 	.word	0x3fd287a7
 8005d10:	8b60c8b3 	.word	0x8b60c8b3
 8005d14:	3fc68a28 	.word	0x3fc68a28
 8005d18:	509f79fb 	.word	0x509f79fb
 8005d1c:	3fd34413 	.word	0x3fd34413
 8005d20:	08007c39 	.word	0x08007c39
 8005d24:	08007c50 	.word	0x08007c50
 8005d28:	7ff00000 	.word	0x7ff00000
 8005d2c:	08007c35 	.word	0x08007c35
 8005d30:	08007c2c 	.word	0x08007c2c
 8005d34:	08007c09 	.word	0x08007c09
 8005d38:	3ff80000 	.word	0x3ff80000
 8005d3c:	08007d50 	.word	0x08007d50
 8005d40:	08007ca8 	.word	0x08007ca8
 8005d44:	2301      	movs	r3, #1
 8005d46:	9309      	str	r3, [sp, #36]	; 0x24
 8005d48:	e7d7      	b.n	8005cfa <_dtoa_r+0x2c2>
 8005d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d4c:	9301      	str	r3, [sp, #4]
 8005d4e:	9304      	str	r3, [sp, #16]
 8005d50:	e7ba      	b.n	8005cc8 <_dtoa_r+0x290>
 8005d52:	3101      	adds	r1, #1
 8005d54:	0052      	lsls	r2, r2, #1
 8005d56:	e7ba      	b.n	8005cce <_dtoa_r+0x296>
 8005d58:	69e3      	ldr	r3, [r4, #28]
 8005d5a:	9a00      	ldr	r2, [sp, #0]
 8005d5c:	601a      	str	r2, [r3, #0]
 8005d5e:	9b04      	ldr	r3, [sp, #16]
 8005d60:	2b0e      	cmp	r3, #14
 8005d62:	f200 80a8 	bhi.w	8005eb6 <_dtoa_r+0x47e>
 8005d66:	2d00      	cmp	r5, #0
 8005d68:	f000 80a5 	beq.w	8005eb6 <_dtoa_r+0x47e>
 8005d6c:	f1bb 0f00 	cmp.w	fp, #0
 8005d70:	dd38      	ble.n	8005de4 <_dtoa_r+0x3ac>
 8005d72:	4bc0      	ldr	r3, [pc, #768]	; (8006074 <_dtoa_r+0x63c>)
 8005d74:	f00b 020f 	and.w	r2, fp, #15
 8005d78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d7c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005d80:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005d84:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005d88:	d019      	beq.n	8005dbe <_dtoa_r+0x386>
 8005d8a:	4bbb      	ldr	r3, [pc, #748]	; (8006078 <_dtoa_r+0x640>)
 8005d8c:	ec51 0b18 	vmov	r0, r1, d8
 8005d90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d94:	f7fa fd62 	bl	800085c <__aeabi_ddiv>
 8005d98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d9c:	f008 080f 	and.w	r8, r8, #15
 8005da0:	2503      	movs	r5, #3
 8005da2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006078 <_dtoa_r+0x640>
 8005da6:	f1b8 0f00 	cmp.w	r8, #0
 8005daa:	d10a      	bne.n	8005dc2 <_dtoa_r+0x38a>
 8005dac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005db0:	4632      	mov	r2, r6
 8005db2:	463b      	mov	r3, r7
 8005db4:	f7fa fd52 	bl	800085c <__aeabi_ddiv>
 8005db8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dbc:	e02b      	b.n	8005e16 <_dtoa_r+0x3de>
 8005dbe:	2502      	movs	r5, #2
 8005dc0:	e7ef      	b.n	8005da2 <_dtoa_r+0x36a>
 8005dc2:	f018 0f01 	tst.w	r8, #1
 8005dc6:	d008      	beq.n	8005dda <_dtoa_r+0x3a2>
 8005dc8:	4630      	mov	r0, r6
 8005dca:	4639      	mov	r1, r7
 8005dcc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005dd0:	f7fa fc1a 	bl	8000608 <__aeabi_dmul>
 8005dd4:	3501      	adds	r5, #1
 8005dd6:	4606      	mov	r6, r0
 8005dd8:	460f      	mov	r7, r1
 8005dda:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005dde:	f109 0908 	add.w	r9, r9, #8
 8005de2:	e7e0      	b.n	8005da6 <_dtoa_r+0x36e>
 8005de4:	f000 809f 	beq.w	8005f26 <_dtoa_r+0x4ee>
 8005de8:	f1cb 0600 	rsb	r6, fp, #0
 8005dec:	4ba1      	ldr	r3, [pc, #644]	; (8006074 <_dtoa_r+0x63c>)
 8005dee:	4fa2      	ldr	r7, [pc, #648]	; (8006078 <_dtoa_r+0x640>)
 8005df0:	f006 020f 	and.w	r2, r6, #15
 8005df4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfc:	ec51 0b18 	vmov	r0, r1, d8
 8005e00:	f7fa fc02 	bl	8000608 <__aeabi_dmul>
 8005e04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e08:	1136      	asrs	r6, r6, #4
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	2502      	movs	r5, #2
 8005e0e:	2e00      	cmp	r6, #0
 8005e10:	d17e      	bne.n	8005f10 <_dtoa_r+0x4d8>
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1d0      	bne.n	8005db8 <_dtoa_r+0x380>
 8005e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e18:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 8084 	beq.w	8005f2a <_dtoa_r+0x4f2>
 8005e22:	4b96      	ldr	r3, [pc, #600]	; (800607c <_dtoa_r+0x644>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	4640      	mov	r0, r8
 8005e28:	4649      	mov	r1, r9
 8005e2a:	f7fa fe5f 	bl	8000aec <__aeabi_dcmplt>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	d07b      	beq.n	8005f2a <_dtoa_r+0x4f2>
 8005e32:	9b04      	ldr	r3, [sp, #16]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d078      	beq.n	8005f2a <_dtoa_r+0x4f2>
 8005e38:	9b01      	ldr	r3, [sp, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	dd39      	ble.n	8005eb2 <_dtoa_r+0x47a>
 8005e3e:	4b90      	ldr	r3, [pc, #576]	; (8006080 <_dtoa_r+0x648>)
 8005e40:	2200      	movs	r2, #0
 8005e42:	4640      	mov	r0, r8
 8005e44:	4649      	mov	r1, r9
 8005e46:	f7fa fbdf 	bl	8000608 <__aeabi_dmul>
 8005e4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e4e:	9e01      	ldr	r6, [sp, #4]
 8005e50:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8005e54:	3501      	adds	r5, #1
 8005e56:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	f7fa fb6a 	bl	8000534 <__aeabi_i2d>
 8005e60:	4642      	mov	r2, r8
 8005e62:	464b      	mov	r3, r9
 8005e64:	f7fa fbd0 	bl	8000608 <__aeabi_dmul>
 8005e68:	4b86      	ldr	r3, [pc, #536]	; (8006084 <_dtoa_r+0x64c>)
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f7fa fa16 	bl	800029c <__adddf3>
 8005e70:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005e74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e78:	9303      	str	r3, [sp, #12]
 8005e7a:	2e00      	cmp	r6, #0
 8005e7c:	d158      	bne.n	8005f30 <_dtoa_r+0x4f8>
 8005e7e:	4b82      	ldr	r3, [pc, #520]	; (8006088 <_dtoa_r+0x650>)
 8005e80:	2200      	movs	r2, #0
 8005e82:	4640      	mov	r0, r8
 8005e84:	4649      	mov	r1, r9
 8005e86:	f7fa fa07 	bl	8000298 <__aeabi_dsub>
 8005e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e8e:	4680      	mov	r8, r0
 8005e90:	4689      	mov	r9, r1
 8005e92:	f7fa fe49 	bl	8000b28 <__aeabi_dcmpgt>
 8005e96:	2800      	cmp	r0, #0
 8005e98:	f040 8296 	bne.w	80063c8 <_dtoa_r+0x990>
 8005e9c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005ea0:	4640      	mov	r0, r8
 8005ea2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	f7fa fe20 	bl	8000aec <__aeabi_dcmplt>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	f040 8289 	bne.w	80063c4 <_dtoa_r+0x98c>
 8005eb2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005eb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f2c0 814e 	blt.w	800615a <_dtoa_r+0x722>
 8005ebe:	f1bb 0f0e 	cmp.w	fp, #14
 8005ec2:	f300 814a 	bgt.w	800615a <_dtoa_r+0x722>
 8005ec6:	4b6b      	ldr	r3, [pc, #428]	; (8006074 <_dtoa_r+0x63c>)
 8005ec8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ecc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f280 80dc 	bge.w	8006090 <_dtoa_r+0x658>
 8005ed8:	9b04      	ldr	r3, [sp, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	f300 80d8 	bgt.w	8006090 <_dtoa_r+0x658>
 8005ee0:	f040 826f 	bne.w	80063c2 <_dtoa_r+0x98a>
 8005ee4:	4b68      	ldr	r3, [pc, #416]	; (8006088 <_dtoa_r+0x650>)
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	4640      	mov	r0, r8
 8005eea:	4649      	mov	r1, r9
 8005eec:	f7fa fb8c 	bl	8000608 <__aeabi_dmul>
 8005ef0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ef4:	f7fa fe0e 	bl	8000b14 <__aeabi_dcmpge>
 8005ef8:	9e04      	ldr	r6, [sp, #16]
 8005efa:	4637      	mov	r7, r6
 8005efc:	2800      	cmp	r0, #0
 8005efe:	f040 8245 	bne.w	800638c <_dtoa_r+0x954>
 8005f02:	9d00      	ldr	r5, [sp, #0]
 8005f04:	2331      	movs	r3, #49	; 0x31
 8005f06:	f805 3b01 	strb.w	r3, [r5], #1
 8005f0a:	f10b 0b01 	add.w	fp, fp, #1
 8005f0e:	e241      	b.n	8006394 <_dtoa_r+0x95c>
 8005f10:	07f2      	lsls	r2, r6, #31
 8005f12:	d505      	bpl.n	8005f20 <_dtoa_r+0x4e8>
 8005f14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f18:	f7fa fb76 	bl	8000608 <__aeabi_dmul>
 8005f1c:	3501      	adds	r5, #1
 8005f1e:	2301      	movs	r3, #1
 8005f20:	1076      	asrs	r6, r6, #1
 8005f22:	3708      	adds	r7, #8
 8005f24:	e773      	b.n	8005e0e <_dtoa_r+0x3d6>
 8005f26:	2502      	movs	r5, #2
 8005f28:	e775      	b.n	8005e16 <_dtoa_r+0x3de>
 8005f2a:	9e04      	ldr	r6, [sp, #16]
 8005f2c:	465f      	mov	r7, fp
 8005f2e:	e792      	b.n	8005e56 <_dtoa_r+0x41e>
 8005f30:	9900      	ldr	r1, [sp, #0]
 8005f32:	4b50      	ldr	r3, [pc, #320]	; (8006074 <_dtoa_r+0x63c>)
 8005f34:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f38:	4431      	add	r1, r6
 8005f3a:	9102      	str	r1, [sp, #8]
 8005f3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f3e:	eeb0 9a47 	vmov.f32	s18, s14
 8005f42:	eef0 9a67 	vmov.f32	s19, s15
 8005f46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005f4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f4e:	2900      	cmp	r1, #0
 8005f50:	d044      	beq.n	8005fdc <_dtoa_r+0x5a4>
 8005f52:	494e      	ldr	r1, [pc, #312]	; (800608c <_dtoa_r+0x654>)
 8005f54:	2000      	movs	r0, #0
 8005f56:	f7fa fc81 	bl	800085c <__aeabi_ddiv>
 8005f5a:	ec53 2b19 	vmov	r2, r3, d9
 8005f5e:	f7fa f99b 	bl	8000298 <__aeabi_dsub>
 8005f62:	9d00      	ldr	r5, [sp, #0]
 8005f64:	ec41 0b19 	vmov	d9, r0, r1
 8005f68:	4649      	mov	r1, r9
 8005f6a:	4640      	mov	r0, r8
 8005f6c:	f7fa fdfc 	bl	8000b68 <__aeabi_d2iz>
 8005f70:	4606      	mov	r6, r0
 8005f72:	f7fa fadf 	bl	8000534 <__aeabi_i2d>
 8005f76:	4602      	mov	r2, r0
 8005f78:	460b      	mov	r3, r1
 8005f7a:	4640      	mov	r0, r8
 8005f7c:	4649      	mov	r1, r9
 8005f7e:	f7fa f98b 	bl	8000298 <__aeabi_dsub>
 8005f82:	3630      	adds	r6, #48	; 0x30
 8005f84:	f805 6b01 	strb.w	r6, [r5], #1
 8005f88:	ec53 2b19 	vmov	r2, r3, d9
 8005f8c:	4680      	mov	r8, r0
 8005f8e:	4689      	mov	r9, r1
 8005f90:	f7fa fdac 	bl	8000aec <__aeabi_dcmplt>
 8005f94:	2800      	cmp	r0, #0
 8005f96:	d164      	bne.n	8006062 <_dtoa_r+0x62a>
 8005f98:	4642      	mov	r2, r8
 8005f9a:	464b      	mov	r3, r9
 8005f9c:	4937      	ldr	r1, [pc, #220]	; (800607c <_dtoa_r+0x644>)
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	f7fa f97a 	bl	8000298 <__aeabi_dsub>
 8005fa4:	ec53 2b19 	vmov	r2, r3, d9
 8005fa8:	f7fa fda0 	bl	8000aec <__aeabi_dcmplt>
 8005fac:	2800      	cmp	r0, #0
 8005fae:	f040 80b6 	bne.w	800611e <_dtoa_r+0x6e6>
 8005fb2:	9b02      	ldr	r3, [sp, #8]
 8005fb4:	429d      	cmp	r5, r3
 8005fb6:	f43f af7c 	beq.w	8005eb2 <_dtoa_r+0x47a>
 8005fba:	4b31      	ldr	r3, [pc, #196]	; (8006080 <_dtoa_r+0x648>)
 8005fbc:	ec51 0b19 	vmov	r0, r1, d9
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f7fa fb21 	bl	8000608 <__aeabi_dmul>
 8005fc6:	4b2e      	ldr	r3, [pc, #184]	; (8006080 <_dtoa_r+0x648>)
 8005fc8:	ec41 0b19 	vmov	d9, r0, r1
 8005fcc:	2200      	movs	r2, #0
 8005fce:	4640      	mov	r0, r8
 8005fd0:	4649      	mov	r1, r9
 8005fd2:	f7fa fb19 	bl	8000608 <__aeabi_dmul>
 8005fd6:	4680      	mov	r8, r0
 8005fd8:	4689      	mov	r9, r1
 8005fda:	e7c5      	b.n	8005f68 <_dtoa_r+0x530>
 8005fdc:	ec51 0b17 	vmov	r0, r1, d7
 8005fe0:	f7fa fb12 	bl	8000608 <__aeabi_dmul>
 8005fe4:	9b02      	ldr	r3, [sp, #8]
 8005fe6:	9d00      	ldr	r5, [sp, #0]
 8005fe8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fea:	ec41 0b19 	vmov	d9, r0, r1
 8005fee:	4649      	mov	r1, r9
 8005ff0:	4640      	mov	r0, r8
 8005ff2:	f7fa fdb9 	bl	8000b68 <__aeabi_d2iz>
 8005ff6:	4606      	mov	r6, r0
 8005ff8:	f7fa fa9c 	bl	8000534 <__aeabi_i2d>
 8005ffc:	3630      	adds	r6, #48	; 0x30
 8005ffe:	4602      	mov	r2, r0
 8006000:	460b      	mov	r3, r1
 8006002:	4640      	mov	r0, r8
 8006004:	4649      	mov	r1, r9
 8006006:	f7fa f947 	bl	8000298 <__aeabi_dsub>
 800600a:	f805 6b01 	strb.w	r6, [r5], #1
 800600e:	9b02      	ldr	r3, [sp, #8]
 8006010:	429d      	cmp	r5, r3
 8006012:	4680      	mov	r8, r0
 8006014:	4689      	mov	r9, r1
 8006016:	f04f 0200 	mov.w	r2, #0
 800601a:	d124      	bne.n	8006066 <_dtoa_r+0x62e>
 800601c:	4b1b      	ldr	r3, [pc, #108]	; (800608c <_dtoa_r+0x654>)
 800601e:	ec51 0b19 	vmov	r0, r1, d9
 8006022:	f7fa f93b 	bl	800029c <__adddf3>
 8006026:	4602      	mov	r2, r0
 8006028:	460b      	mov	r3, r1
 800602a:	4640      	mov	r0, r8
 800602c:	4649      	mov	r1, r9
 800602e:	f7fa fd7b 	bl	8000b28 <__aeabi_dcmpgt>
 8006032:	2800      	cmp	r0, #0
 8006034:	d173      	bne.n	800611e <_dtoa_r+0x6e6>
 8006036:	ec53 2b19 	vmov	r2, r3, d9
 800603a:	4914      	ldr	r1, [pc, #80]	; (800608c <_dtoa_r+0x654>)
 800603c:	2000      	movs	r0, #0
 800603e:	f7fa f92b 	bl	8000298 <__aeabi_dsub>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4640      	mov	r0, r8
 8006048:	4649      	mov	r1, r9
 800604a:	f7fa fd4f 	bl	8000aec <__aeabi_dcmplt>
 800604e:	2800      	cmp	r0, #0
 8006050:	f43f af2f 	beq.w	8005eb2 <_dtoa_r+0x47a>
 8006054:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006056:	1e6b      	subs	r3, r5, #1
 8006058:	930f      	str	r3, [sp, #60]	; 0x3c
 800605a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800605e:	2b30      	cmp	r3, #48	; 0x30
 8006060:	d0f8      	beq.n	8006054 <_dtoa_r+0x61c>
 8006062:	46bb      	mov	fp, r7
 8006064:	e04a      	b.n	80060fc <_dtoa_r+0x6c4>
 8006066:	4b06      	ldr	r3, [pc, #24]	; (8006080 <_dtoa_r+0x648>)
 8006068:	f7fa face 	bl	8000608 <__aeabi_dmul>
 800606c:	4680      	mov	r8, r0
 800606e:	4689      	mov	r9, r1
 8006070:	e7bd      	b.n	8005fee <_dtoa_r+0x5b6>
 8006072:	bf00      	nop
 8006074:	08007d50 	.word	0x08007d50
 8006078:	08007d28 	.word	0x08007d28
 800607c:	3ff00000 	.word	0x3ff00000
 8006080:	40240000 	.word	0x40240000
 8006084:	401c0000 	.word	0x401c0000
 8006088:	40140000 	.word	0x40140000
 800608c:	3fe00000 	.word	0x3fe00000
 8006090:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006094:	9d00      	ldr	r5, [sp, #0]
 8006096:	4642      	mov	r2, r8
 8006098:	464b      	mov	r3, r9
 800609a:	4630      	mov	r0, r6
 800609c:	4639      	mov	r1, r7
 800609e:	f7fa fbdd 	bl	800085c <__aeabi_ddiv>
 80060a2:	f7fa fd61 	bl	8000b68 <__aeabi_d2iz>
 80060a6:	9001      	str	r0, [sp, #4]
 80060a8:	f7fa fa44 	bl	8000534 <__aeabi_i2d>
 80060ac:	4642      	mov	r2, r8
 80060ae:	464b      	mov	r3, r9
 80060b0:	f7fa faaa 	bl	8000608 <__aeabi_dmul>
 80060b4:	4602      	mov	r2, r0
 80060b6:	460b      	mov	r3, r1
 80060b8:	4630      	mov	r0, r6
 80060ba:	4639      	mov	r1, r7
 80060bc:	f7fa f8ec 	bl	8000298 <__aeabi_dsub>
 80060c0:	9e01      	ldr	r6, [sp, #4]
 80060c2:	9f04      	ldr	r7, [sp, #16]
 80060c4:	3630      	adds	r6, #48	; 0x30
 80060c6:	f805 6b01 	strb.w	r6, [r5], #1
 80060ca:	9e00      	ldr	r6, [sp, #0]
 80060cc:	1bae      	subs	r6, r5, r6
 80060ce:	42b7      	cmp	r7, r6
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	d134      	bne.n	8006140 <_dtoa_r+0x708>
 80060d6:	f7fa f8e1 	bl	800029c <__adddf3>
 80060da:	4642      	mov	r2, r8
 80060dc:	464b      	mov	r3, r9
 80060de:	4606      	mov	r6, r0
 80060e0:	460f      	mov	r7, r1
 80060e2:	f7fa fd21 	bl	8000b28 <__aeabi_dcmpgt>
 80060e6:	b9c8      	cbnz	r0, 800611c <_dtoa_r+0x6e4>
 80060e8:	4642      	mov	r2, r8
 80060ea:	464b      	mov	r3, r9
 80060ec:	4630      	mov	r0, r6
 80060ee:	4639      	mov	r1, r7
 80060f0:	f7fa fcf2 	bl	8000ad8 <__aeabi_dcmpeq>
 80060f4:	b110      	cbz	r0, 80060fc <_dtoa_r+0x6c4>
 80060f6:	9b01      	ldr	r3, [sp, #4]
 80060f8:	07db      	lsls	r3, r3, #31
 80060fa:	d40f      	bmi.n	800611c <_dtoa_r+0x6e4>
 80060fc:	4651      	mov	r1, sl
 80060fe:	4620      	mov	r0, r4
 8006100:	f000 fd86 	bl	8006c10 <_Bfree>
 8006104:	2300      	movs	r3, #0
 8006106:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006108:	702b      	strb	r3, [r5, #0]
 800610a:	f10b 0301 	add.w	r3, fp, #1
 800610e:	6013      	str	r3, [r2, #0]
 8006110:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006112:	2b00      	cmp	r3, #0
 8006114:	f43f ace2 	beq.w	8005adc <_dtoa_r+0xa4>
 8006118:	601d      	str	r5, [r3, #0]
 800611a:	e4df      	b.n	8005adc <_dtoa_r+0xa4>
 800611c:	465f      	mov	r7, fp
 800611e:	462b      	mov	r3, r5
 8006120:	461d      	mov	r5, r3
 8006122:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006126:	2a39      	cmp	r2, #57	; 0x39
 8006128:	d106      	bne.n	8006138 <_dtoa_r+0x700>
 800612a:	9a00      	ldr	r2, [sp, #0]
 800612c:	429a      	cmp	r2, r3
 800612e:	d1f7      	bne.n	8006120 <_dtoa_r+0x6e8>
 8006130:	9900      	ldr	r1, [sp, #0]
 8006132:	2230      	movs	r2, #48	; 0x30
 8006134:	3701      	adds	r7, #1
 8006136:	700a      	strb	r2, [r1, #0]
 8006138:	781a      	ldrb	r2, [r3, #0]
 800613a:	3201      	adds	r2, #1
 800613c:	701a      	strb	r2, [r3, #0]
 800613e:	e790      	b.n	8006062 <_dtoa_r+0x62a>
 8006140:	4ba3      	ldr	r3, [pc, #652]	; (80063d0 <_dtoa_r+0x998>)
 8006142:	2200      	movs	r2, #0
 8006144:	f7fa fa60 	bl	8000608 <__aeabi_dmul>
 8006148:	2200      	movs	r2, #0
 800614a:	2300      	movs	r3, #0
 800614c:	4606      	mov	r6, r0
 800614e:	460f      	mov	r7, r1
 8006150:	f7fa fcc2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006154:	2800      	cmp	r0, #0
 8006156:	d09e      	beq.n	8006096 <_dtoa_r+0x65e>
 8006158:	e7d0      	b.n	80060fc <_dtoa_r+0x6c4>
 800615a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800615c:	2a00      	cmp	r2, #0
 800615e:	f000 80ca 	beq.w	80062f6 <_dtoa_r+0x8be>
 8006162:	9a07      	ldr	r2, [sp, #28]
 8006164:	2a01      	cmp	r2, #1
 8006166:	f300 80ad 	bgt.w	80062c4 <_dtoa_r+0x88c>
 800616a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800616c:	2a00      	cmp	r2, #0
 800616e:	f000 80a5 	beq.w	80062bc <_dtoa_r+0x884>
 8006172:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006176:	9e08      	ldr	r6, [sp, #32]
 8006178:	9d05      	ldr	r5, [sp, #20]
 800617a:	9a05      	ldr	r2, [sp, #20]
 800617c:	441a      	add	r2, r3
 800617e:	9205      	str	r2, [sp, #20]
 8006180:	9a06      	ldr	r2, [sp, #24]
 8006182:	2101      	movs	r1, #1
 8006184:	441a      	add	r2, r3
 8006186:	4620      	mov	r0, r4
 8006188:	9206      	str	r2, [sp, #24]
 800618a:	f000 fdf7 	bl	8006d7c <__i2b>
 800618e:	4607      	mov	r7, r0
 8006190:	b165      	cbz	r5, 80061ac <_dtoa_r+0x774>
 8006192:	9b06      	ldr	r3, [sp, #24]
 8006194:	2b00      	cmp	r3, #0
 8006196:	dd09      	ble.n	80061ac <_dtoa_r+0x774>
 8006198:	42ab      	cmp	r3, r5
 800619a:	9a05      	ldr	r2, [sp, #20]
 800619c:	bfa8      	it	ge
 800619e:	462b      	movge	r3, r5
 80061a0:	1ad2      	subs	r2, r2, r3
 80061a2:	9205      	str	r2, [sp, #20]
 80061a4:	9a06      	ldr	r2, [sp, #24]
 80061a6:	1aed      	subs	r5, r5, r3
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	9306      	str	r3, [sp, #24]
 80061ac:	9b08      	ldr	r3, [sp, #32]
 80061ae:	b1f3      	cbz	r3, 80061ee <_dtoa_r+0x7b6>
 80061b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f000 80a3 	beq.w	80062fe <_dtoa_r+0x8c6>
 80061b8:	2e00      	cmp	r6, #0
 80061ba:	dd10      	ble.n	80061de <_dtoa_r+0x7a6>
 80061bc:	4639      	mov	r1, r7
 80061be:	4632      	mov	r2, r6
 80061c0:	4620      	mov	r0, r4
 80061c2:	f000 fe9b 	bl	8006efc <__pow5mult>
 80061c6:	4652      	mov	r2, sl
 80061c8:	4601      	mov	r1, r0
 80061ca:	4607      	mov	r7, r0
 80061cc:	4620      	mov	r0, r4
 80061ce:	f000 fdeb 	bl	8006da8 <__multiply>
 80061d2:	4651      	mov	r1, sl
 80061d4:	4680      	mov	r8, r0
 80061d6:	4620      	mov	r0, r4
 80061d8:	f000 fd1a 	bl	8006c10 <_Bfree>
 80061dc:	46c2      	mov	sl, r8
 80061de:	9b08      	ldr	r3, [sp, #32]
 80061e0:	1b9a      	subs	r2, r3, r6
 80061e2:	d004      	beq.n	80061ee <_dtoa_r+0x7b6>
 80061e4:	4651      	mov	r1, sl
 80061e6:	4620      	mov	r0, r4
 80061e8:	f000 fe88 	bl	8006efc <__pow5mult>
 80061ec:	4682      	mov	sl, r0
 80061ee:	2101      	movs	r1, #1
 80061f0:	4620      	mov	r0, r4
 80061f2:	f000 fdc3 	bl	8006d7c <__i2b>
 80061f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	4606      	mov	r6, r0
 80061fc:	f340 8081 	ble.w	8006302 <_dtoa_r+0x8ca>
 8006200:	461a      	mov	r2, r3
 8006202:	4601      	mov	r1, r0
 8006204:	4620      	mov	r0, r4
 8006206:	f000 fe79 	bl	8006efc <__pow5mult>
 800620a:	9b07      	ldr	r3, [sp, #28]
 800620c:	2b01      	cmp	r3, #1
 800620e:	4606      	mov	r6, r0
 8006210:	dd7a      	ble.n	8006308 <_dtoa_r+0x8d0>
 8006212:	f04f 0800 	mov.w	r8, #0
 8006216:	6933      	ldr	r3, [r6, #16]
 8006218:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800621c:	6918      	ldr	r0, [r3, #16]
 800621e:	f000 fd5f 	bl	8006ce0 <__hi0bits>
 8006222:	f1c0 0020 	rsb	r0, r0, #32
 8006226:	9b06      	ldr	r3, [sp, #24]
 8006228:	4418      	add	r0, r3
 800622a:	f010 001f 	ands.w	r0, r0, #31
 800622e:	f000 8094 	beq.w	800635a <_dtoa_r+0x922>
 8006232:	f1c0 0320 	rsb	r3, r0, #32
 8006236:	2b04      	cmp	r3, #4
 8006238:	f340 8085 	ble.w	8006346 <_dtoa_r+0x90e>
 800623c:	9b05      	ldr	r3, [sp, #20]
 800623e:	f1c0 001c 	rsb	r0, r0, #28
 8006242:	4403      	add	r3, r0
 8006244:	9305      	str	r3, [sp, #20]
 8006246:	9b06      	ldr	r3, [sp, #24]
 8006248:	4403      	add	r3, r0
 800624a:	4405      	add	r5, r0
 800624c:	9306      	str	r3, [sp, #24]
 800624e:	9b05      	ldr	r3, [sp, #20]
 8006250:	2b00      	cmp	r3, #0
 8006252:	dd05      	ble.n	8006260 <_dtoa_r+0x828>
 8006254:	4651      	mov	r1, sl
 8006256:	461a      	mov	r2, r3
 8006258:	4620      	mov	r0, r4
 800625a:	f000 fea9 	bl	8006fb0 <__lshift>
 800625e:	4682      	mov	sl, r0
 8006260:	9b06      	ldr	r3, [sp, #24]
 8006262:	2b00      	cmp	r3, #0
 8006264:	dd05      	ble.n	8006272 <_dtoa_r+0x83a>
 8006266:	4631      	mov	r1, r6
 8006268:	461a      	mov	r2, r3
 800626a:	4620      	mov	r0, r4
 800626c:	f000 fea0 	bl	8006fb0 <__lshift>
 8006270:	4606      	mov	r6, r0
 8006272:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006274:	2b00      	cmp	r3, #0
 8006276:	d072      	beq.n	800635e <_dtoa_r+0x926>
 8006278:	4631      	mov	r1, r6
 800627a:	4650      	mov	r0, sl
 800627c:	f000 ff04 	bl	8007088 <__mcmp>
 8006280:	2800      	cmp	r0, #0
 8006282:	da6c      	bge.n	800635e <_dtoa_r+0x926>
 8006284:	2300      	movs	r3, #0
 8006286:	4651      	mov	r1, sl
 8006288:	220a      	movs	r2, #10
 800628a:	4620      	mov	r0, r4
 800628c:	f000 fce2 	bl	8006c54 <__multadd>
 8006290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006292:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006296:	4682      	mov	sl, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	f000 81b0 	beq.w	80065fe <_dtoa_r+0xbc6>
 800629e:	2300      	movs	r3, #0
 80062a0:	4639      	mov	r1, r7
 80062a2:	220a      	movs	r2, #10
 80062a4:	4620      	mov	r0, r4
 80062a6:	f000 fcd5 	bl	8006c54 <__multadd>
 80062aa:	9b01      	ldr	r3, [sp, #4]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	4607      	mov	r7, r0
 80062b0:	f300 8096 	bgt.w	80063e0 <_dtoa_r+0x9a8>
 80062b4:	9b07      	ldr	r3, [sp, #28]
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	dc59      	bgt.n	800636e <_dtoa_r+0x936>
 80062ba:	e091      	b.n	80063e0 <_dtoa_r+0x9a8>
 80062bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062c2:	e758      	b.n	8006176 <_dtoa_r+0x73e>
 80062c4:	9b04      	ldr	r3, [sp, #16]
 80062c6:	1e5e      	subs	r6, r3, #1
 80062c8:	9b08      	ldr	r3, [sp, #32]
 80062ca:	42b3      	cmp	r3, r6
 80062cc:	bfbf      	itttt	lt
 80062ce:	9b08      	ldrlt	r3, [sp, #32]
 80062d0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80062d2:	9608      	strlt	r6, [sp, #32]
 80062d4:	1af3      	sublt	r3, r6, r3
 80062d6:	bfb4      	ite	lt
 80062d8:	18d2      	addlt	r2, r2, r3
 80062da:	1b9e      	subge	r6, r3, r6
 80062dc:	9b04      	ldr	r3, [sp, #16]
 80062de:	bfbc      	itt	lt
 80062e0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80062e2:	2600      	movlt	r6, #0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	bfb7      	itett	lt
 80062e8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80062ec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80062f0:	1a9d      	sublt	r5, r3, r2
 80062f2:	2300      	movlt	r3, #0
 80062f4:	e741      	b.n	800617a <_dtoa_r+0x742>
 80062f6:	9e08      	ldr	r6, [sp, #32]
 80062f8:	9d05      	ldr	r5, [sp, #20]
 80062fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80062fc:	e748      	b.n	8006190 <_dtoa_r+0x758>
 80062fe:	9a08      	ldr	r2, [sp, #32]
 8006300:	e770      	b.n	80061e4 <_dtoa_r+0x7ac>
 8006302:	9b07      	ldr	r3, [sp, #28]
 8006304:	2b01      	cmp	r3, #1
 8006306:	dc19      	bgt.n	800633c <_dtoa_r+0x904>
 8006308:	9b02      	ldr	r3, [sp, #8]
 800630a:	b9bb      	cbnz	r3, 800633c <_dtoa_r+0x904>
 800630c:	9b03      	ldr	r3, [sp, #12]
 800630e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006312:	b99b      	cbnz	r3, 800633c <_dtoa_r+0x904>
 8006314:	9b03      	ldr	r3, [sp, #12]
 8006316:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800631a:	0d1b      	lsrs	r3, r3, #20
 800631c:	051b      	lsls	r3, r3, #20
 800631e:	b183      	cbz	r3, 8006342 <_dtoa_r+0x90a>
 8006320:	9b05      	ldr	r3, [sp, #20]
 8006322:	3301      	adds	r3, #1
 8006324:	9305      	str	r3, [sp, #20]
 8006326:	9b06      	ldr	r3, [sp, #24]
 8006328:	3301      	adds	r3, #1
 800632a:	9306      	str	r3, [sp, #24]
 800632c:	f04f 0801 	mov.w	r8, #1
 8006330:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006332:	2b00      	cmp	r3, #0
 8006334:	f47f af6f 	bne.w	8006216 <_dtoa_r+0x7de>
 8006338:	2001      	movs	r0, #1
 800633a:	e774      	b.n	8006226 <_dtoa_r+0x7ee>
 800633c:	f04f 0800 	mov.w	r8, #0
 8006340:	e7f6      	b.n	8006330 <_dtoa_r+0x8f8>
 8006342:	4698      	mov	r8, r3
 8006344:	e7f4      	b.n	8006330 <_dtoa_r+0x8f8>
 8006346:	d082      	beq.n	800624e <_dtoa_r+0x816>
 8006348:	9a05      	ldr	r2, [sp, #20]
 800634a:	331c      	adds	r3, #28
 800634c:	441a      	add	r2, r3
 800634e:	9205      	str	r2, [sp, #20]
 8006350:	9a06      	ldr	r2, [sp, #24]
 8006352:	441a      	add	r2, r3
 8006354:	441d      	add	r5, r3
 8006356:	9206      	str	r2, [sp, #24]
 8006358:	e779      	b.n	800624e <_dtoa_r+0x816>
 800635a:	4603      	mov	r3, r0
 800635c:	e7f4      	b.n	8006348 <_dtoa_r+0x910>
 800635e:	9b04      	ldr	r3, [sp, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	dc37      	bgt.n	80063d4 <_dtoa_r+0x99c>
 8006364:	9b07      	ldr	r3, [sp, #28]
 8006366:	2b02      	cmp	r3, #2
 8006368:	dd34      	ble.n	80063d4 <_dtoa_r+0x99c>
 800636a:	9b04      	ldr	r3, [sp, #16]
 800636c:	9301      	str	r3, [sp, #4]
 800636e:	9b01      	ldr	r3, [sp, #4]
 8006370:	b963      	cbnz	r3, 800638c <_dtoa_r+0x954>
 8006372:	4631      	mov	r1, r6
 8006374:	2205      	movs	r2, #5
 8006376:	4620      	mov	r0, r4
 8006378:	f000 fc6c 	bl	8006c54 <__multadd>
 800637c:	4601      	mov	r1, r0
 800637e:	4606      	mov	r6, r0
 8006380:	4650      	mov	r0, sl
 8006382:	f000 fe81 	bl	8007088 <__mcmp>
 8006386:	2800      	cmp	r0, #0
 8006388:	f73f adbb 	bgt.w	8005f02 <_dtoa_r+0x4ca>
 800638c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800638e:	9d00      	ldr	r5, [sp, #0]
 8006390:	ea6f 0b03 	mvn.w	fp, r3
 8006394:	f04f 0800 	mov.w	r8, #0
 8006398:	4631      	mov	r1, r6
 800639a:	4620      	mov	r0, r4
 800639c:	f000 fc38 	bl	8006c10 <_Bfree>
 80063a0:	2f00      	cmp	r7, #0
 80063a2:	f43f aeab 	beq.w	80060fc <_dtoa_r+0x6c4>
 80063a6:	f1b8 0f00 	cmp.w	r8, #0
 80063aa:	d005      	beq.n	80063b8 <_dtoa_r+0x980>
 80063ac:	45b8      	cmp	r8, r7
 80063ae:	d003      	beq.n	80063b8 <_dtoa_r+0x980>
 80063b0:	4641      	mov	r1, r8
 80063b2:	4620      	mov	r0, r4
 80063b4:	f000 fc2c 	bl	8006c10 <_Bfree>
 80063b8:	4639      	mov	r1, r7
 80063ba:	4620      	mov	r0, r4
 80063bc:	f000 fc28 	bl	8006c10 <_Bfree>
 80063c0:	e69c      	b.n	80060fc <_dtoa_r+0x6c4>
 80063c2:	2600      	movs	r6, #0
 80063c4:	4637      	mov	r7, r6
 80063c6:	e7e1      	b.n	800638c <_dtoa_r+0x954>
 80063c8:	46bb      	mov	fp, r7
 80063ca:	4637      	mov	r7, r6
 80063cc:	e599      	b.n	8005f02 <_dtoa_r+0x4ca>
 80063ce:	bf00      	nop
 80063d0:	40240000 	.word	0x40240000
 80063d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f000 80c8 	beq.w	800656c <_dtoa_r+0xb34>
 80063dc:	9b04      	ldr	r3, [sp, #16]
 80063de:	9301      	str	r3, [sp, #4]
 80063e0:	2d00      	cmp	r5, #0
 80063e2:	dd05      	ble.n	80063f0 <_dtoa_r+0x9b8>
 80063e4:	4639      	mov	r1, r7
 80063e6:	462a      	mov	r2, r5
 80063e8:	4620      	mov	r0, r4
 80063ea:	f000 fde1 	bl	8006fb0 <__lshift>
 80063ee:	4607      	mov	r7, r0
 80063f0:	f1b8 0f00 	cmp.w	r8, #0
 80063f4:	d05b      	beq.n	80064ae <_dtoa_r+0xa76>
 80063f6:	6879      	ldr	r1, [r7, #4]
 80063f8:	4620      	mov	r0, r4
 80063fa:	f000 fbc9 	bl	8006b90 <_Balloc>
 80063fe:	4605      	mov	r5, r0
 8006400:	b928      	cbnz	r0, 800640e <_dtoa_r+0x9d6>
 8006402:	4b83      	ldr	r3, [pc, #524]	; (8006610 <_dtoa_r+0xbd8>)
 8006404:	4602      	mov	r2, r0
 8006406:	f240 21ef 	movw	r1, #751	; 0x2ef
 800640a:	f7ff bb2e 	b.w	8005a6a <_dtoa_r+0x32>
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	3202      	adds	r2, #2
 8006412:	0092      	lsls	r2, r2, #2
 8006414:	f107 010c 	add.w	r1, r7, #12
 8006418:	300c      	adds	r0, #12
 800641a:	f7ff fa76 	bl	800590a <memcpy>
 800641e:	2201      	movs	r2, #1
 8006420:	4629      	mov	r1, r5
 8006422:	4620      	mov	r0, r4
 8006424:	f000 fdc4 	bl	8006fb0 <__lshift>
 8006428:	9b00      	ldr	r3, [sp, #0]
 800642a:	3301      	adds	r3, #1
 800642c:	9304      	str	r3, [sp, #16]
 800642e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006432:	4413      	add	r3, r2
 8006434:	9308      	str	r3, [sp, #32]
 8006436:	9b02      	ldr	r3, [sp, #8]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	46b8      	mov	r8, r7
 800643e:	9306      	str	r3, [sp, #24]
 8006440:	4607      	mov	r7, r0
 8006442:	9b04      	ldr	r3, [sp, #16]
 8006444:	4631      	mov	r1, r6
 8006446:	3b01      	subs	r3, #1
 8006448:	4650      	mov	r0, sl
 800644a:	9301      	str	r3, [sp, #4]
 800644c:	f7ff fa6b 	bl	8005926 <quorem>
 8006450:	4641      	mov	r1, r8
 8006452:	9002      	str	r0, [sp, #8]
 8006454:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006458:	4650      	mov	r0, sl
 800645a:	f000 fe15 	bl	8007088 <__mcmp>
 800645e:	463a      	mov	r2, r7
 8006460:	9005      	str	r0, [sp, #20]
 8006462:	4631      	mov	r1, r6
 8006464:	4620      	mov	r0, r4
 8006466:	f000 fe2b 	bl	80070c0 <__mdiff>
 800646a:	68c2      	ldr	r2, [r0, #12]
 800646c:	4605      	mov	r5, r0
 800646e:	bb02      	cbnz	r2, 80064b2 <_dtoa_r+0xa7a>
 8006470:	4601      	mov	r1, r0
 8006472:	4650      	mov	r0, sl
 8006474:	f000 fe08 	bl	8007088 <__mcmp>
 8006478:	4602      	mov	r2, r0
 800647a:	4629      	mov	r1, r5
 800647c:	4620      	mov	r0, r4
 800647e:	9209      	str	r2, [sp, #36]	; 0x24
 8006480:	f000 fbc6 	bl	8006c10 <_Bfree>
 8006484:	9b07      	ldr	r3, [sp, #28]
 8006486:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006488:	9d04      	ldr	r5, [sp, #16]
 800648a:	ea43 0102 	orr.w	r1, r3, r2
 800648e:	9b06      	ldr	r3, [sp, #24]
 8006490:	4319      	orrs	r1, r3
 8006492:	d110      	bne.n	80064b6 <_dtoa_r+0xa7e>
 8006494:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006498:	d029      	beq.n	80064ee <_dtoa_r+0xab6>
 800649a:	9b05      	ldr	r3, [sp, #20]
 800649c:	2b00      	cmp	r3, #0
 800649e:	dd02      	ble.n	80064a6 <_dtoa_r+0xa6e>
 80064a0:	9b02      	ldr	r3, [sp, #8]
 80064a2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80064a6:	9b01      	ldr	r3, [sp, #4]
 80064a8:	f883 9000 	strb.w	r9, [r3]
 80064ac:	e774      	b.n	8006398 <_dtoa_r+0x960>
 80064ae:	4638      	mov	r0, r7
 80064b0:	e7ba      	b.n	8006428 <_dtoa_r+0x9f0>
 80064b2:	2201      	movs	r2, #1
 80064b4:	e7e1      	b.n	800647a <_dtoa_r+0xa42>
 80064b6:	9b05      	ldr	r3, [sp, #20]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	db04      	blt.n	80064c6 <_dtoa_r+0xa8e>
 80064bc:	9907      	ldr	r1, [sp, #28]
 80064be:	430b      	orrs	r3, r1
 80064c0:	9906      	ldr	r1, [sp, #24]
 80064c2:	430b      	orrs	r3, r1
 80064c4:	d120      	bne.n	8006508 <_dtoa_r+0xad0>
 80064c6:	2a00      	cmp	r2, #0
 80064c8:	dded      	ble.n	80064a6 <_dtoa_r+0xa6e>
 80064ca:	4651      	mov	r1, sl
 80064cc:	2201      	movs	r2, #1
 80064ce:	4620      	mov	r0, r4
 80064d0:	f000 fd6e 	bl	8006fb0 <__lshift>
 80064d4:	4631      	mov	r1, r6
 80064d6:	4682      	mov	sl, r0
 80064d8:	f000 fdd6 	bl	8007088 <__mcmp>
 80064dc:	2800      	cmp	r0, #0
 80064de:	dc03      	bgt.n	80064e8 <_dtoa_r+0xab0>
 80064e0:	d1e1      	bne.n	80064a6 <_dtoa_r+0xa6e>
 80064e2:	f019 0f01 	tst.w	r9, #1
 80064e6:	d0de      	beq.n	80064a6 <_dtoa_r+0xa6e>
 80064e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80064ec:	d1d8      	bne.n	80064a0 <_dtoa_r+0xa68>
 80064ee:	9a01      	ldr	r2, [sp, #4]
 80064f0:	2339      	movs	r3, #57	; 0x39
 80064f2:	7013      	strb	r3, [r2, #0]
 80064f4:	462b      	mov	r3, r5
 80064f6:	461d      	mov	r5, r3
 80064f8:	3b01      	subs	r3, #1
 80064fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80064fe:	2a39      	cmp	r2, #57	; 0x39
 8006500:	d06c      	beq.n	80065dc <_dtoa_r+0xba4>
 8006502:	3201      	adds	r2, #1
 8006504:	701a      	strb	r2, [r3, #0]
 8006506:	e747      	b.n	8006398 <_dtoa_r+0x960>
 8006508:	2a00      	cmp	r2, #0
 800650a:	dd07      	ble.n	800651c <_dtoa_r+0xae4>
 800650c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006510:	d0ed      	beq.n	80064ee <_dtoa_r+0xab6>
 8006512:	9a01      	ldr	r2, [sp, #4]
 8006514:	f109 0301 	add.w	r3, r9, #1
 8006518:	7013      	strb	r3, [r2, #0]
 800651a:	e73d      	b.n	8006398 <_dtoa_r+0x960>
 800651c:	9b04      	ldr	r3, [sp, #16]
 800651e:	9a08      	ldr	r2, [sp, #32]
 8006520:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006524:	4293      	cmp	r3, r2
 8006526:	d043      	beq.n	80065b0 <_dtoa_r+0xb78>
 8006528:	4651      	mov	r1, sl
 800652a:	2300      	movs	r3, #0
 800652c:	220a      	movs	r2, #10
 800652e:	4620      	mov	r0, r4
 8006530:	f000 fb90 	bl	8006c54 <__multadd>
 8006534:	45b8      	cmp	r8, r7
 8006536:	4682      	mov	sl, r0
 8006538:	f04f 0300 	mov.w	r3, #0
 800653c:	f04f 020a 	mov.w	r2, #10
 8006540:	4641      	mov	r1, r8
 8006542:	4620      	mov	r0, r4
 8006544:	d107      	bne.n	8006556 <_dtoa_r+0xb1e>
 8006546:	f000 fb85 	bl	8006c54 <__multadd>
 800654a:	4680      	mov	r8, r0
 800654c:	4607      	mov	r7, r0
 800654e:	9b04      	ldr	r3, [sp, #16]
 8006550:	3301      	adds	r3, #1
 8006552:	9304      	str	r3, [sp, #16]
 8006554:	e775      	b.n	8006442 <_dtoa_r+0xa0a>
 8006556:	f000 fb7d 	bl	8006c54 <__multadd>
 800655a:	4639      	mov	r1, r7
 800655c:	4680      	mov	r8, r0
 800655e:	2300      	movs	r3, #0
 8006560:	220a      	movs	r2, #10
 8006562:	4620      	mov	r0, r4
 8006564:	f000 fb76 	bl	8006c54 <__multadd>
 8006568:	4607      	mov	r7, r0
 800656a:	e7f0      	b.n	800654e <_dtoa_r+0xb16>
 800656c:	9b04      	ldr	r3, [sp, #16]
 800656e:	9301      	str	r3, [sp, #4]
 8006570:	9d00      	ldr	r5, [sp, #0]
 8006572:	4631      	mov	r1, r6
 8006574:	4650      	mov	r0, sl
 8006576:	f7ff f9d6 	bl	8005926 <quorem>
 800657a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800657e:	9b00      	ldr	r3, [sp, #0]
 8006580:	f805 9b01 	strb.w	r9, [r5], #1
 8006584:	1aea      	subs	r2, r5, r3
 8006586:	9b01      	ldr	r3, [sp, #4]
 8006588:	4293      	cmp	r3, r2
 800658a:	dd07      	ble.n	800659c <_dtoa_r+0xb64>
 800658c:	4651      	mov	r1, sl
 800658e:	2300      	movs	r3, #0
 8006590:	220a      	movs	r2, #10
 8006592:	4620      	mov	r0, r4
 8006594:	f000 fb5e 	bl	8006c54 <__multadd>
 8006598:	4682      	mov	sl, r0
 800659a:	e7ea      	b.n	8006572 <_dtoa_r+0xb3a>
 800659c:	9b01      	ldr	r3, [sp, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	bfc8      	it	gt
 80065a2:	461d      	movgt	r5, r3
 80065a4:	9b00      	ldr	r3, [sp, #0]
 80065a6:	bfd8      	it	le
 80065a8:	2501      	movle	r5, #1
 80065aa:	441d      	add	r5, r3
 80065ac:	f04f 0800 	mov.w	r8, #0
 80065b0:	4651      	mov	r1, sl
 80065b2:	2201      	movs	r2, #1
 80065b4:	4620      	mov	r0, r4
 80065b6:	f000 fcfb 	bl	8006fb0 <__lshift>
 80065ba:	4631      	mov	r1, r6
 80065bc:	4682      	mov	sl, r0
 80065be:	f000 fd63 	bl	8007088 <__mcmp>
 80065c2:	2800      	cmp	r0, #0
 80065c4:	dc96      	bgt.n	80064f4 <_dtoa_r+0xabc>
 80065c6:	d102      	bne.n	80065ce <_dtoa_r+0xb96>
 80065c8:	f019 0f01 	tst.w	r9, #1
 80065cc:	d192      	bne.n	80064f4 <_dtoa_r+0xabc>
 80065ce:	462b      	mov	r3, r5
 80065d0:	461d      	mov	r5, r3
 80065d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065d6:	2a30      	cmp	r2, #48	; 0x30
 80065d8:	d0fa      	beq.n	80065d0 <_dtoa_r+0xb98>
 80065da:	e6dd      	b.n	8006398 <_dtoa_r+0x960>
 80065dc:	9a00      	ldr	r2, [sp, #0]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d189      	bne.n	80064f6 <_dtoa_r+0xabe>
 80065e2:	f10b 0b01 	add.w	fp, fp, #1
 80065e6:	2331      	movs	r3, #49	; 0x31
 80065e8:	e796      	b.n	8006518 <_dtoa_r+0xae0>
 80065ea:	4b0a      	ldr	r3, [pc, #40]	; (8006614 <_dtoa_r+0xbdc>)
 80065ec:	f7ff ba99 	b.w	8005b22 <_dtoa_r+0xea>
 80065f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f47f aa6d 	bne.w	8005ad2 <_dtoa_r+0x9a>
 80065f8:	4b07      	ldr	r3, [pc, #28]	; (8006618 <_dtoa_r+0xbe0>)
 80065fa:	f7ff ba92 	b.w	8005b22 <_dtoa_r+0xea>
 80065fe:	9b01      	ldr	r3, [sp, #4]
 8006600:	2b00      	cmp	r3, #0
 8006602:	dcb5      	bgt.n	8006570 <_dtoa_r+0xb38>
 8006604:	9b07      	ldr	r3, [sp, #28]
 8006606:	2b02      	cmp	r3, #2
 8006608:	f73f aeb1 	bgt.w	800636e <_dtoa_r+0x936>
 800660c:	e7b0      	b.n	8006570 <_dtoa_r+0xb38>
 800660e:	bf00      	nop
 8006610:	08007ca8 	.word	0x08007ca8
 8006614:	08007c08 	.word	0x08007c08
 8006618:	08007c2c 	.word	0x08007c2c

0800661c <__ssputs_r>:
 800661c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006620:	688e      	ldr	r6, [r1, #8]
 8006622:	461f      	mov	r7, r3
 8006624:	42be      	cmp	r6, r7
 8006626:	680b      	ldr	r3, [r1, #0]
 8006628:	4682      	mov	sl, r0
 800662a:	460c      	mov	r4, r1
 800662c:	4690      	mov	r8, r2
 800662e:	d82c      	bhi.n	800668a <__ssputs_r+0x6e>
 8006630:	898a      	ldrh	r2, [r1, #12]
 8006632:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006636:	d026      	beq.n	8006686 <__ssputs_r+0x6a>
 8006638:	6965      	ldr	r5, [r4, #20]
 800663a:	6909      	ldr	r1, [r1, #16]
 800663c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006640:	eba3 0901 	sub.w	r9, r3, r1
 8006644:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006648:	1c7b      	adds	r3, r7, #1
 800664a:	444b      	add	r3, r9
 800664c:	106d      	asrs	r5, r5, #1
 800664e:	429d      	cmp	r5, r3
 8006650:	bf38      	it	cc
 8006652:	461d      	movcc	r5, r3
 8006654:	0553      	lsls	r3, r2, #21
 8006656:	d527      	bpl.n	80066a8 <__ssputs_r+0x8c>
 8006658:	4629      	mov	r1, r5
 800665a:	f000 f95f 	bl	800691c <_malloc_r>
 800665e:	4606      	mov	r6, r0
 8006660:	b360      	cbz	r0, 80066bc <__ssputs_r+0xa0>
 8006662:	6921      	ldr	r1, [r4, #16]
 8006664:	464a      	mov	r2, r9
 8006666:	f7ff f950 	bl	800590a <memcpy>
 800666a:	89a3      	ldrh	r3, [r4, #12]
 800666c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006674:	81a3      	strh	r3, [r4, #12]
 8006676:	6126      	str	r6, [r4, #16]
 8006678:	6165      	str	r5, [r4, #20]
 800667a:	444e      	add	r6, r9
 800667c:	eba5 0509 	sub.w	r5, r5, r9
 8006680:	6026      	str	r6, [r4, #0]
 8006682:	60a5      	str	r5, [r4, #8]
 8006684:	463e      	mov	r6, r7
 8006686:	42be      	cmp	r6, r7
 8006688:	d900      	bls.n	800668c <__ssputs_r+0x70>
 800668a:	463e      	mov	r6, r7
 800668c:	6820      	ldr	r0, [r4, #0]
 800668e:	4632      	mov	r2, r6
 8006690:	4641      	mov	r1, r8
 8006692:	f000 fe6b 	bl	800736c <memmove>
 8006696:	68a3      	ldr	r3, [r4, #8]
 8006698:	1b9b      	subs	r3, r3, r6
 800669a:	60a3      	str	r3, [r4, #8]
 800669c:	6823      	ldr	r3, [r4, #0]
 800669e:	4433      	add	r3, r6
 80066a0:	6023      	str	r3, [r4, #0]
 80066a2:	2000      	movs	r0, #0
 80066a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a8:	462a      	mov	r2, r5
 80066aa:	f000 fe30 	bl	800730e <_realloc_r>
 80066ae:	4606      	mov	r6, r0
 80066b0:	2800      	cmp	r0, #0
 80066b2:	d1e0      	bne.n	8006676 <__ssputs_r+0x5a>
 80066b4:	6921      	ldr	r1, [r4, #16]
 80066b6:	4650      	mov	r0, sl
 80066b8:	f000 fefc 	bl	80074b4 <_free_r>
 80066bc:	230c      	movs	r3, #12
 80066be:	f8ca 3000 	str.w	r3, [sl]
 80066c2:	89a3      	ldrh	r3, [r4, #12]
 80066c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066c8:	81a3      	strh	r3, [r4, #12]
 80066ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066ce:	e7e9      	b.n	80066a4 <__ssputs_r+0x88>

080066d0 <_svfiprintf_r>:
 80066d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d4:	4698      	mov	r8, r3
 80066d6:	898b      	ldrh	r3, [r1, #12]
 80066d8:	061b      	lsls	r3, r3, #24
 80066da:	b09d      	sub	sp, #116	; 0x74
 80066dc:	4607      	mov	r7, r0
 80066de:	460d      	mov	r5, r1
 80066e0:	4614      	mov	r4, r2
 80066e2:	d50e      	bpl.n	8006702 <_svfiprintf_r+0x32>
 80066e4:	690b      	ldr	r3, [r1, #16]
 80066e6:	b963      	cbnz	r3, 8006702 <_svfiprintf_r+0x32>
 80066e8:	2140      	movs	r1, #64	; 0x40
 80066ea:	f000 f917 	bl	800691c <_malloc_r>
 80066ee:	6028      	str	r0, [r5, #0]
 80066f0:	6128      	str	r0, [r5, #16]
 80066f2:	b920      	cbnz	r0, 80066fe <_svfiprintf_r+0x2e>
 80066f4:	230c      	movs	r3, #12
 80066f6:	603b      	str	r3, [r7, #0]
 80066f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066fc:	e0d0      	b.n	80068a0 <_svfiprintf_r+0x1d0>
 80066fe:	2340      	movs	r3, #64	; 0x40
 8006700:	616b      	str	r3, [r5, #20]
 8006702:	2300      	movs	r3, #0
 8006704:	9309      	str	r3, [sp, #36]	; 0x24
 8006706:	2320      	movs	r3, #32
 8006708:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800670c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006710:	2330      	movs	r3, #48	; 0x30
 8006712:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80068b8 <_svfiprintf_r+0x1e8>
 8006716:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800671a:	f04f 0901 	mov.w	r9, #1
 800671e:	4623      	mov	r3, r4
 8006720:	469a      	mov	sl, r3
 8006722:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006726:	b10a      	cbz	r2, 800672c <_svfiprintf_r+0x5c>
 8006728:	2a25      	cmp	r2, #37	; 0x25
 800672a:	d1f9      	bne.n	8006720 <_svfiprintf_r+0x50>
 800672c:	ebba 0b04 	subs.w	fp, sl, r4
 8006730:	d00b      	beq.n	800674a <_svfiprintf_r+0x7a>
 8006732:	465b      	mov	r3, fp
 8006734:	4622      	mov	r2, r4
 8006736:	4629      	mov	r1, r5
 8006738:	4638      	mov	r0, r7
 800673a:	f7ff ff6f 	bl	800661c <__ssputs_r>
 800673e:	3001      	adds	r0, #1
 8006740:	f000 80a9 	beq.w	8006896 <_svfiprintf_r+0x1c6>
 8006744:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006746:	445a      	add	r2, fp
 8006748:	9209      	str	r2, [sp, #36]	; 0x24
 800674a:	f89a 3000 	ldrb.w	r3, [sl]
 800674e:	2b00      	cmp	r3, #0
 8006750:	f000 80a1 	beq.w	8006896 <_svfiprintf_r+0x1c6>
 8006754:	2300      	movs	r3, #0
 8006756:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800675a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800675e:	f10a 0a01 	add.w	sl, sl, #1
 8006762:	9304      	str	r3, [sp, #16]
 8006764:	9307      	str	r3, [sp, #28]
 8006766:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800676a:	931a      	str	r3, [sp, #104]	; 0x68
 800676c:	4654      	mov	r4, sl
 800676e:	2205      	movs	r2, #5
 8006770:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006774:	4850      	ldr	r0, [pc, #320]	; (80068b8 <_svfiprintf_r+0x1e8>)
 8006776:	f7f9 fd33 	bl	80001e0 <memchr>
 800677a:	9a04      	ldr	r2, [sp, #16]
 800677c:	b9d8      	cbnz	r0, 80067b6 <_svfiprintf_r+0xe6>
 800677e:	06d0      	lsls	r0, r2, #27
 8006780:	bf44      	itt	mi
 8006782:	2320      	movmi	r3, #32
 8006784:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006788:	0711      	lsls	r1, r2, #28
 800678a:	bf44      	itt	mi
 800678c:	232b      	movmi	r3, #43	; 0x2b
 800678e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006792:	f89a 3000 	ldrb.w	r3, [sl]
 8006796:	2b2a      	cmp	r3, #42	; 0x2a
 8006798:	d015      	beq.n	80067c6 <_svfiprintf_r+0xf6>
 800679a:	9a07      	ldr	r2, [sp, #28]
 800679c:	4654      	mov	r4, sl
 800679e:	2000      	movs	r0, #0
 80067a0:	f04f 0c0a 	mov.w	ip, #10
 80067a4:	4621      	mov	r1, r4
 80067a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067aa:	3b30      	subs	r3, #48	; 0x30
 80067ac:	2b09      	cmp	r3, #9
 80067ae:	d94d      	bls.n	800684c <_svfiprintf_r+0x17c>
 80067b0:	b1b0      	cbz	r0, 80067e0 <_svfiprintf_r+0x110>
 80067b2:	9207      	str	r2, [sp, #28]
 80067b4:	e014      	b.n	80067e0 <_svfiprintf_r+0x110>
 80067b6:	eba0 0308 	sub.w	r3, r0, r8
 80067ba:	fa09 f303 	lsl.w	r3, r9, r3
 80067be:	4313      	orrs	r3, r2
 80067c0:	9304      	str	r3, [sp, #16]
 80067c2:	46a2      	mov	sl, r4
 80067c4:	e7d2      	b.n	800676c <_svfiprintf_r+0x9c>
 80067c6:	9b03      	ldr	r3, [sp, #12]
 80067c8:	1d19      	adds	r1, r3, #4
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	9103      	str	r1, [sp, #12]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	bfbb      	ittet	lt
 80067d2:	425b      	neglt	r3, r3
 80067d4:	f042 0202 	orrlt.w	r2, r2, #2
 80067d8:	9307      	strge	r3, [sp, #28]
 80067da:	9307      	strlt	r3, [sp, #28]
 80067dc:	bfb8      	it	lt
 80067de:	9204      	strlt	r2, [sp, #16]
 80067e0:	7823      	ldrb	r3, [r4, #0]
 80067e2:	2b2e      	cmp	r3, #46	; 0x2e
 80067e4:	d10c      	bne.n	8006800 <_svfiprintf_r+0x130>
 80067e6:	7863      	ldrb	r3, [r4, #1]
 80067e8:	2b2a      	cmp	r3, #42	; 0x2a
 80067ea:	d134      	bne.n	8006856 <_svfiprintf_r+0x186>
 80067ec:	9b03      	ldr	r3, [sp, #12]
 80067ee:	1d1a      	adds	r2, r3, #4
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	9203      	str	r2, [sp, #12]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	bfb8      	it	lt
 80067f8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80067fc:	3402      	adds	r4, #2
 80067fe:	9305      	str	r3, [sp, #20]
 8006800:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80068c8 <_svfiprintf_r+0x1f8>
 8006804:	7821      	ldrb	r1, [r4, #0]
 8006806:	2203      	movs	r2, #3
 8006808:	4650      	mov	r0, sl
 800680a:	f7f9 fce9 	bl	80001e0 <memchr>
 800680e:	b138      	cbz	r0, 8006820 <_svfiprintf_r+0x150>
 8006810:	9b04      	ldr	r3, [sp, #16]
 8006812:	eba0 000a 	sub.w	r0, r0, sl
 8006816:	2240      	movs	r2, #64	; 0x40
 8006818:	4082      	lsls	r2, r0
 800681a:	4313      	orrs	r3, r2
 800681c:	3401      	adds	r4, #1
 800681e:	9304      	str	r3, [sp, #16]
 8006820:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006824:	4825      	ldr	r0, [pc, #148]	; (80068bc <_svfiprintf_r+0x1ec>)
 8006826:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800682a:	2206      	movs	r2, #6
 800682c:	f7f9 fcd8 	bl	80001e0 <memchr>
 8006830:	2800      	cmp	r0, #0
 8006832:	d038      	beq.n	80068a6 <_svfiprintf_r+0x1d6>
 8006834:	4b22      	ldr	r3, [pc, #136]	; (80068c0 <_svfiprintf_r+0x1f0>)
 8006836:	bb1b      	cbnz	r3, 8006880 <_svfiprintf_r+0x1b0>
 8006838:	9b03      	ldr	r3, [sp, #12]
 800683a:	3307      	adds	r3, #7
 800683c:	f023 0307 	bic.w	r3, r3, #7
 8006840:	3308      	adds	r3, #8
 8006842:	9303      	str	r3, [sp, #12]
 8006844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006846:	4433      	add	r3, r6
 8006848:	9309      	str	r3, [sp, #36]	; 0x24
 800684a:	e768      	b.n	800671e <_svfiprintf_r+0x4e>
 800684c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006850:	460c      	mov	r4, r1
 8006852:	2001      	movs	r0, #1
 8006854:	e7a6      	b.n	80067a4 <_svfiprintf_r+0xd4>
 8006856:	2300      	movs	r3, #0
 8006858:	3401      	adds	r4, #1
 800685a:	9305      	str	r3, [sp, #20]
 800685c:	4619      	mov	r1, r3
 800685e:	f04f 0c0a 	mov.w	ip, #10
 8006862:	4620      	mov	r0, r4
 8006864:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006868:	3a30      	subs	r2, #48	; 0x30
 800686a:	2a09      	cmp	r2, #9
 800686c:	d903      	bls.n	8006876 <_svfiprintf_r+0x1a6>
 800686e:	2b00      	cmp	r3, #0
 8006870:	d0c6      	beq.n	8006800 <_svfiprintf_r+0x130>
 8006872:	9105      	str	r1, [sp, #20]
 8006874:	e7c4      	b.n	8006800 <_svfiprintf_r+0x130>
 8006876:	fb0c 2101 	mla	r1, ip, r1, r2
 800687a:	4604      	mov	r4, r0
 800687c:	2301      	movs	r3, #1
 800687e:	e7f0      	b.n	8006862 <_svfiprintf_r+0x192>
 8006880:	ab03      	add	r3, sp, #12
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	462a      	mov	r2, r5
 8006886:	4b0f      	ldr	r3, [pc, #60]	; (80068c4 <_svfiprintf_r+0x1f4>)
 8006888:	a904      	add	r1, sp, #16
 800688a:	4638      	mov	r0, r7
 800688c:	f7fe fb5c 	bl	8004f48 <_printf_float>
 8006890:	1c42      	adds	r2, r0, #1
 8006892:	4606      	mov	r6, r0
 8006894:	d1d6      	bne.n	8006844 <_svfiprintf_r+0x174>
 8006896:	89ab      	ldrh	r3, [r5, #12]
 8006898:	065b      	lsls	r3, r3, #25
 800689a:	f53f af2d 	bmi.w	80066f8 <_svfiprintf_r+0x28>
 800689e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068a0:	b01d      	add	sp, #116	; 0x74
 80068a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a6:	ab03      	add	r3, sp, #12
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	462a      	mov	r2, r5
 80068ac:	4b05      	ldr	r3, [pc, #20]	; (80068c4 <_svfiprintf_r+0x1f4>)
 80068ae:	a904      	add	r1, sp, #16
 80068b0:	4638      	mov	r0, r7
 80068b2:	f7fe fded 	bl	8005490 <_printf_i>
 80068b6:	e7eb      	b.n	8006890 <_svfiprintf_r+0x1c0>
 80068b8:	08007cb9 	.word	0x08007cb9
 80068bc:	08007cc3 	.word	0x08007cc3
 80068c0:	08004f49 	.word	0x08004f49
 80068c4:	0800661d 	.word	0x0800661d
 80068c8:	08007cbf 	.word	0x08007cbf

080068cc <malloc>:
 80068cc:	4b02      	ldr	r3, [pc, #8]	; (80068d8 <malloc+0xc>)
 80068ce:	4601      	mov	r1, r0
 80068d0:	6818      	ldr	r0, [r3, #0]
 80068d2:	f000 b823 	b.w	800691c <_malloc_r>
 80068d6:	bf00      	nop
 80068d8:	20000068 	.word	0x20000068

080068dc <sbrk_aligned>:
 80068dc:	b570      	push	{r4, r5, r6, lr}
 80068de:	4e0e      	ldr	r6, [pc, #56]	; (8006918 <sbrk_aligned+0x3c>)
 80068e0:	460c      	mov	r4, r1
 80068e2:	6831      	ldr	r1, [r6, #0]
 80068e4:	4605      	mov	r5, r0
 80068e6:	b911      	cbnz	r1, 80068ee <sbrk_aligned+0x12>
 80068e8:	f000 fd8e 	bl	8007408 <_sbrk_r>
 80068ec:	6030      	str	r0, [r6, #0]
 80068ee:	4621      	mov	r1, r4
 80068f0:	4628      	mov	r0, r5
 80068f2:	f000 fd89 	bl	8007408 <_sbrk_r>
 80068f6:	1c43      	adds	r3, r0, #1
 80068f8:	d00a      	beq.n	8006910 <sbrk_aligned+0x34>
 80068fa:	1cc4      	adds	r4, r0, #3
 80068fc:	f024 0403 	bic.w	r4, r4, #3
 8006900:	42a0      	cmp	r0, r4
 8006902:	d007      	beq.n	8006914 <sbrk_aligned+0x38>
 8006904:	1a21      	subs	r1, r4, r0
 8006906:	4628      	mov	r0, r5
 8006908:	f000 fd7e 	bl	8007408 <_sbrk_r>
 800690c:	3001      	adds	r0, #1
 800690e:	d101      	bne.n	8006914 <sbrk_aligned+0x38>
 8006910:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006914:	4620      	mov	r0, r4
 8006916:	bd70      	pop	{r4, r5, r6, pc}
 8006918:	20000424 	.word	0x20000424

0800691c <_malloc_r>:
 800691c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006920:	1ccd      	adds	r5, r1, #3
 8006922:	f025 0503 	bic.w	r5, r5, #3
 8006926:	3508      	adds	r5, #8
 8006928:	2d0c      	cmp	r5, #12
 800692a:	bf38      	it	cc
 800692c:	250c      	movcc	r5, #12
 800692e:	2d00      	cmp	r5, #0
 8006930:	4607      	mov	r7, r0
 8006932:	db01      	blt.n	8006938 <_malloc_r+0x1c>
 8006934:	42a9      	cmp	r1, r5
 8006936:	d905      	bls.n	8006944 <_malloc_r+0x28>
 8006938:	230c      	movs	r3, #12
 800693a:	603b      	str	r3, [r7, #0]
 800693c:	2600      	movs	r6, #0
 800693e:	4630      	mov	r0, r6
 8006940:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006944:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006a18 <_malloc_r+0xfc>
 8006948:	f000 f916 	bl	8006b78 <__malloc_lock>
 800694c:	f8d8 3000 	ldr.w	r3, [r8]
 8006950:	461c      	mov	r4, r3
 8006952:	bb5c      	cbnz	r4, 80069ac <_malloc_r+0x90>
 8006954:	4629      	mov	r1, r5
 8006956:	4638      	mov	r0, r7
 8006958:	f7ff ffc0 	bl	80068dc <sbrk_aligned>
 800695c:	1c43      	adds	r3, r0, #1
 800695e:	4604      	mov	r4, r0
 8006960:	d155      	bne.n	8006a0e <_malloc_r+0xf2>
 8006962:	f8d8 4000 	ldr.w	r4, [r8]
 8006966:	4626      	mov	r6, r4
 8006968:	2e00      	cmp	r6, #0
 800696a:	d145      	bne.n	80069f8 <_malloc_r+0xdc>
 800696c:	2c00      	cmp	r4, #0
 800696e:	d048      	beq.n	8006a02 <_malloc_r+0xe6>
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	4631      	mov	r1, r6
 8006974:	4638      	mov	r0, r7
 8006976:	eb04 0903 	add.w	r9, r4, r3
 800697a:	f000 fd45 	bl	8007408 <_sbrk_r>
 800697e:	4581      	cmp	r9, r0
 8006980:	d13f      	bne.n	8006a02 <_malloc_r+0xe6>
 8006982:	6821      	ldr	r1, [r4, #0]
 8006984:	1a6d      	subs	r5, r5, r1
 8006986:	4629      	mov	r1, r5
 8006988:	4638      	mov	r0, r7
 800698a:	f7ff ffa7 	bl	80068dc <sbrk_aligned>
 800698e:	3001      	adds	r0, #1
 8006990:	d037      	beq.n	8006a02 <_malloc_r+0xe6>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	442b      	add	r3, r5
 8006996:	6023      	str	r3, [r4, #0]
 8006998:	f8d8 3000 	ldr.w	r3, [r8]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d038      	beq.n	8006a12 <_malloc_r+0xf6>
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	42a2      	cmp	r2, r4
 80069a4:	d12b      	bne.n	80069fe <_malloc_r+0xe2>
 80069a6:	2200      	movs	r2, #0
 80069a8:	605a      	str	r2, [r3, #4]
 80069aa:	e00f      	b.n	80069cc <_malloc_r+0xb0>
 80069ac:	6822      	ldr	r2, [r4, #0]
 80069ae:	1b52      	subs	r2, r2, r5
 80069b0:	d41f      	bmi.n	80069f2 <_malloc_r+0xd6>
 80069b2:	2a0b      	cmp	r2, #11
 80069b4:	d917      	bls.n	80069e6 <_malloc_r+0xca>
 80069b6:	1961      	adds	r1, r4, r5
 80069b8:	42a3      	cmp	r3, r4
 80069ba:	6025      	str	r5, [r4, #0]
 80069bc:	bf18      	it	ne
 80069be:	6059      	strne	r1, [r3, #4]
 80069c0:	6863      	ldr	r3, [r4, #4]
 80069c2:	bf08      	it	eq
 80069c4:	f8c8 1000 	streq.w	r1, [r8]
 80069c8:	5162      	str	r2, [r4, r5]
 80069ca:	604b      	str	r3, [r1, #4]
 80069cc:	4638      	mov	r0, r7
 80069ce:	f104 060b 	add.w	r6, r4, #11
 80069d2:	f000 f8d7 	bl	8006b84 <__malloc_unlock>
 80069d6:	f026 0607 	bic.w	r6, r6, #7
 80069da:	1d23      	adds	r3, r4, #4
 80069dc:	1af2      	subs	r2, r6, r3
 80069de:	d0ae      	beq.n	800693e <_malloc_r+0x22>
 80069e0:	1b9b      	subs	r3, r3, r6
 80069e2:	50a3      	str	r3, [r4, r2]
 80069e4:	e7ab      	b.n	800693e <_malloc_r+0x22>
 80069e6:	42a3      	cmp	r3, r4
 80069e8:	6862      	ldr	r2, [r4, #4]
 80069ea:	d1dd      	bne.n	80069a8 <_malloc_r+0x8c>
 80069ec:	f8c8 2000 	str.w	r2, [r8]
 80069f0:	e7ec      	b.n	80069cc <_malloc_r+0xb0>
 80069f2:	4623      	mov	r3, r4
 80069f4:	6864      	ldr	r4, [r4, #4]
 80069f6:	e7ac      	b.n	8006952 <_malloc_r+0x36>
 80069f8:	4634      	mov	r4, r6
 80069fa:	6876      	ldr	r6, [r6, #4]
 80069fc:	e7b4      	b.n	8006968 <_malloc_r+0x4c>
 80069fe:	4613      	mov	r3, r2
 8006a00:	e7cc      	b.n	800699c <_malloc_r+0x80>
 8006a02:	230c      	movs	r3, #12
 8006a04:	603b      	str	r3, [r7, #0]
 8006a06:	4638      	mov	r0, r7
 8006a08:	f000 f8bc 	bl	8006b84 <__malloc_unlock>
 8006a0c:	e797      	b.n	800693e <_malloc_r+0x22>
 8006a0e:	6025      	str	r5, [r4, #0]
 8006a10:	e7dc      	b.n	80069cc <_malloc_r+0xb0>
 8006a12:	605b      	str	r3, [r3, #4]
 8006a14:	deff      	udf	#255	; 0xff
 8006a16:	bf00      	nop
 8006a18:	20000420 	.word	0x20000420

08006a1c <__sflush_r>:
 8006a1c:	898a      	ldrh	r2, [r1, #12]
 8006a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a22:	4605      	mov	r5, r0
 8006a24:	0710      	lsls	r0, r2, #28
 8006a26:	460c      	mov	r4, r1
 8006a28:	d458      	bmi.n	8006adc <__sflush_r+0xc0>
 8006a2a:	684b      	ldr	r3, [r1, #4]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	dc05      	bgt.n	8006a3c <__sflush_r+0x20>
 8006a30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	dc02      	bgt.n	8006a3c <__sflush_r+0x20>
 8006a36:	2000      	movs	r0, #0
 8006a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a3e:	2e00      	cmp	r6, #0
 8006a40:	d0f9      	beq.n	8006a36 <__sflush_r+0x1a>
 8006a42:	2300      	movs	r3, #0
 8006a44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a48:	682f      	ldr	r7, [r5, #0]
 8006a4a:	6a21      	ldr	r1, [r4, #32]
 8006a4c:	602b      	str	r3, [r5, #0]
 8006a4e:	d032      	beq.n	8006ab6 <__sflush_r+0x9a>
 8006a50:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a52:	89a3      	ldrh	r3, [r4, #12]
 8006a54:	075a      	lsls	r2, r3, #29
 8006a56:	d505      	bpl.n	8006a64 <__sflush_r+0x48>
 8006a58:	6863      	ldr	r3, [r4, #4]
 8006a5a:	1ac0      	subs	r0, r0, r3
 8006a5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a5e:	b10b      	cbz	r3, 8006a64 <__sflush_r+0x48>
 8006a60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a62:	1ac0      	subs	r0, r0, r3
 8006a64:	2300      	movs	r3, #0
 8006a66:	4602      	mov	r2, r0
 8006a68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a6a:	6a21      	ldr	r1, [r4, #32]
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	47b0      	blx	r6
 8006a70:	1c43      	adds	r3, r0, #1
 8006a72:	89a3      	ldrh	r3, [r4, #12]
 8006a74:	d106      	bne.n	8006a84 <__sflush_r+0x68>
 8006a76:	6829      	ldr	r1, [r5, #0]
 8006a78:	291d      	cmp	r1, #29
 8006a7a:	d82b      	bhi.n	8006ad4 <__sflush_r+0xb8>
 8006a7c:	4a29      	ldr	r2, [pc, #164]	; (8006b24 <__sflush_r+0x108>)
 8006a7e:	410a      	asrs	r2, r1
 8006a80:	07d6      	lsls	r6, r2, #31
 8006a82:	d427      	bmi.n	8006ad4 <__sflush_r+0xb8>
 8006a84:	2200      	movs	r2, #0
 8006a86:	6062      	str	r2, [r4, #4]
 8006a88:	04d9      	lsls	r1, r3, #19
 8006a8a:	6922      	ldr	r2, [r4, #16]
 8006a8c:	6022      	str	r2, [r4, #0]
 8006a8e:	d504      	bpl.n	8006a9a <__sflush_r+0x7e>
 8006a90:	1c42      	adds	r2, r0, #1
 8006a92:	d101      	bne.n	8006a98 <__sflush_r+0x7c>
 8006a94:	682b      	ldr	r3, [r5, #0]
 8006a96:	b903      	cbnz	r3, 8006a9a <__sflush_r+0x7e>
 8006a98:	6560      	str	r0, [r4, #84]	; 0x54
 8006a9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a9c:	602f      	str	r7, [r5, #0]
 8006a9e:	2900      	cmp	r1, #0
 8006aa0:	d0c9      	beq.n	8006a36 <__sflush_r+0x1a>
 8006aa2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006aa6:	4299      	cmp	r1, r3
 8006aa8:	d002      	beq.n	8006ab0 <__sflush_r+0x94>
 8006aaa:	4628      	mov	r0, r5
 8006aac:	f000 fd02 	bl	80074b4 <_free_r>
 8006ab0:	2000      	movs	r0, #0
 8006ab2:	6360      	str	r0, [r4, #52]	; 0x34
 8006ab4:	e7c0      	b.n	8006a38 <__sflush_r+0x1c>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	4628      	mov	r0, r5
 8006aba:	47b0      	blx	r6
 8006abc:	1c41      	adds	r1, r0, #1
 8006abe:	d1c8      	bne.n	8006a52 <__sflush_r+0x36>
 8006ac0:	682b      	ldr	r3, [r5, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d0c5      	beq.n	8006a52 <__sflush_r+0x36>
 8006ac6:	2b1d      	cmp	r3, #29
 8006ac8:	d001      	beq.n	8006ace <__sflush_r+0xb2>
 8006aca:	2b16      	cmp	r3, #22
 8006acc:	d101      	bne.n	8006ad2 <__sflush_r+0xb6>
 8006ace:	602f      	str	r7, [r5, #0]
 8006ad0:	e7b1      	b.n	8006a36 <__sflush_r+0x1a>
 8006ad2:	89a3      	ldrh	r3, [r4, #12]
 8006ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ad8:	81a3      	strh	r3, [r4, #12]
 8006ada:	e7ad      	b.n	8006a38 <__sflush_r+0x1c>
 8006adc:	690f      	ldr	r7, [r1, #16]
 8006ade:	2f00      	cmp	r7, #0
 8006ae0:	d0a9      	beq.n	8006a36 <__sflush_r+0x1a>
 8006ae2:	0793      	lsls	r3, r2, #30
 8006ae4:	680e      	ldr	r6, [r1, #0]
 8006ae6:	bf08      	it	eq
 8006ae8:	694b      	ldreq	r3, [r1, #20]
 8006aea:	600f      	str	r7, [r1, #0]
 8006aec:	bf18      	it	ne
 8006aee:	2300      	movne	r3, #0
 8006af0:	eba6 0807 	sub.w	r8, r6, r7
 8006af4:	608b      	str	r3, [r1, #8]
 8006af6:	f1b8 0f00 	cmp.w	r8, #0
 8006afa:	dd9c      	ble.n	8006a36 <__sflush_r+0x1a>
 8006afc:	6a21      	ldr	r1, [r4, #32]
 8006afe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b00:	4643      	mov	r3, r8
 8006b02:	463a      	mov	r2, r7
 8006b04:	4628      	mov	r0, r5
 8006b06:	47b0      	blx	r6
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	dc06      	bgt.n	8006b1a <__sflush_r+0xfe>
 8006b0c:	89a3      	ldrh	r3, [r4, #12]
 8006b0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b12:	81a3      	strh	r3, [r4, #12]
 8006b14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b18:	e78e      	b.n	8006a38 <__sflush_r+0x1c>
 8006b1a:	4407      	add	r7, r0
 8006b1c:	eba8 0800 	sub.w	r8, r8, r0
 8006b20:	e7e9      	b.n	8006af6 <__sflush_r+0xda>
 8006b22:	bf00      	nop
 8006b24:	dfbffffe 	.word	0xdfbffffe

08006b28 <_fflush_r>:
 8006b28:	b538      	push	{r3, r4, r5, lr}
 8006b2a:	690b      	ldr	r3, [r1, #16]
 8006b2c:	4605      	mov	r5, r0
 8006b2e:	460c      	mov	r4, r1
 8006b30:	b913      	cbnz	r3, 8006b38 <_fflush_r+0x10>
 8006b32:	2500      	movs	r5, #0
 8006b34:	4628      	mov	r0, r5
 8006b36:	bd38      	pop	{r3, r4, r5, pc}
 8006b38:	b118      	cbz	r0, 8006b42 <_fflush_r+0x1a>
 8006b3a:	6a03      	ldr	r3, [r0, #32]
 8006b3c:	b90b      	cbnz	r3, 8006b42 <_fflush_r+0x1a>
 8006b3e:	f7fe fe75 	bl	800582c <__sinit>
 8006b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0f3      	beq.n	8006b32 <_fflush_r+0xa>
 8006b4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b4c:	07d0      	lsls	r0, r2, #31
 8006b4e:	d404      	bmi.n	8006b5a <_fflush_r+0x32>
 8006b50:	0599      	lsls	r1, r3, #22
 8006b52:	d402      	bmi.n	8006b5a <_fflush_r+0x32>
 8006b54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b56:	f7fe fed6 	bl	8005906 <__retarget_lock_acquire_recursive>
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	4621      	mov	r1, r4
 8006b5e:	f7ff ff5d 	bl	8006a1c <__sflush_r>
 8006b62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b64:	07da      	lsls	r2, r3, #31
 8006b66:	4605      	mov	r5, r0
 8006b68:	d4e4      	bmi.n	8006b34 <_fflush_r+0xc>
 8006b6a:	89a3      	ldrh	r3, [r4, #12]
 8006b6c:	059b      	lsls	r3, r3, #22
 8006b6e:	d4e1      	bmi.n	8006b34 <_fflush_r+0xc>
 8006b70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b72:	f7fe fec9 	bl	8005908 <__retarget_lock_release_recursive>
 8006b76:	e7dd      	b.n	8006b34 <_fflush_r+0xc>

08006b78 <__malloc_lock>:
 8006b78:	4801      	ldr	r0, [pc, #4]	; (8006b80 <__malloc_lock+0x8>)
 8006b7a:	f7fe bec4 	b.w	8005906 <__retarget_lock_acquire_recursive>
 8006b7e:	bf00      	nop
 8006b80:	2000041c 	.word	0x2000041c

08006b84 <__malloc_unlock>:
 8006b84:	4801      	ldr	r0, [pc, #4]	; (8006b8c <__malloc_unlock+0x8>)
 8006b86:	f7fe bebf 	b.w	8005908 <__retarget_lock_release_recursive>
 8006b8a:	bf00      	nop
 8006b8c:	2000041c 	.word	0x2000041c

08006b90 <_Balloc>:
 8006b90:	b570      	push	{r4, r5, r6, lr}
 8006b92:	69c6      	ldr	r6, [r0, #28]
 8006b94:	4604      	mov	r4, r0
 8006b96:	460d      	mov	r5, r1
 8006b98:	b976      	cbnz	r6, 8006bb8 <_Balloc+0x28>
 8006b9a:	2010      	movs	r0, #16
 8006b9c:	f7ff fe96 	bl	80068cc <malloc>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	61e0      	str	r0, [r4, #28]
 8006ba4:	b920      	cbnz	r0, 8006bb0 <_Balloc+0x20>
 8006ba6:	4b18      	ldr	r3, [pc, #96]	; (8006c08 <_Balloc+0x78>)
 8006ba8:	4818      	ldr	r0, [pc, #96]	; (8006c0c <_Balloc+0x7c>)
 8006baa:	216b      	movs	r1, #107	; 0x6b
 8006bac:	f000 fc4e 	bl	800744c <__assert_func>
 8006bb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bb4:	6006      	str	r6, [r0, #0]
 8006bb6:	60c6      	str	r6, [r0, #12]
 8006bb8:	69e6      	ldr	r6, [r4, #28]
 8006bba:	68f3      	ldr	r3, [r6, #12]
 8006bbc:	b183      	cbz	r3, 8006be0 <_Balloc+0x50>
 8006bbe:	69e3      	ldr	r3, [r4, #28]
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bc6:	b9b8      	cbnz	r0, 8006bf8 <_Balloc+0x68>
 8006bc8:	2101      	movs	r1, #1
 8006bca:	fa01 f605 	lsl.w	r6, r1, r5
 8006bce:	1d72      	adds	r2, r6, #5
 8006bd0:	0092      	lsls	r2, r2, #2
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	f000 fc58 	bl	8007488 <_calloc_r>
 8006bd8:	b160      	cbz	r0, 8006bf4 <_Balloc+0x64>
 8006bda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bde:	e00e      	b.n	8006bfe <_Balloc+0x6e>
 8006be0:	2221      	movs	r2, #33	; 0x21
 8006be2:	2104      	movs	r1, #4
 8006be4:	4620      	mov	r0, r4
 8006be6:	f000 fc4f 	bl	8007488 <_calloc_r>
 8006bea:	69e3      	ldr	r3, [r4, #28]
 8006bec:	60f0      	str	r0, [r6, #12]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1e4      	bne.n	8006bbe <_Balloc+0x2e>
 8006bf4:	2000      	movs	r0, #0
 8006bf6:	bd70      	pop	{r4, r5, r6, pc}
 8006bf8:	6802      	ldr	r2, [r0, #0]
 8006bfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006bfe:	2300      	movs	r3, #0
 8006c00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c04:	e7f7      	b.n	8006bf6 <_Balloc+0x66>
 8006c06:	bf00      	nop
 8006c08:	08007c39 	.word	0x08007c39
 8006c0c:	08007cca 	.word	0x08007cca

08006c10 <_Bfree>:
 8006c10:	b570      	push	{r4, r5, r6, lr}
 8006c12:	69c6      	ldr	r6, [r0, #28]
 8006c14:	4605      	mov	r5, r0
 8006c16:	460c      	mov	r4, r1
 8006c18:	b976      	cbnz	r6, 8006c38 <_Bfree+0x28>
 8006c1a:	2010      	movs	r0, #16
 8006c1c:	f7ff fe56 	bl	80068cc <malloc>
 8006c20:	4602      	mov	r2, r0
 8006c22:	61e8      	str	r0, [r5, #28]
 8006c24:	b920      	cbnz	r0, 8006c30 <_Bfree+0x20>
 8006c26:	4b09      	ldr	r3, [pc, #36]	; (8006c4c <_Bfree+0x3c>)
 8006c28:	4809      	ldr	r0, [pc, #36]	; (8006c50 <_Bfree+0x40>)
 8006c2a:	218f      	movs	r1, #143	; 0x8f
 8006c2c:	f000 fc0e 	bl	800744c <__assert_func>
 8006c30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c34:	6006      	str	r6, [r0, #0]
 8006c36:	60c6      	str	r6, [r0, #12]
 8006c38:	b13c      	cbz	r4, 8006c4a <_Bfree+0x3a>
 8006c3a:	69eb      	ldr	r3, [r5, #28]
 8006c3c:	6862      	ldr	r2, [r4, #4]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c44:	6021      	str	r1, [r4, #0]
 8006c46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c4a:	bd70      	pop	{r4, r5, r6, pc}
 8006c4c:	08007c39 	.word	0x08007c39
 8006c50:	08007cca 	.word	0x08007cca

08006c54 <__multadd>:
 8006c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c58:	690d      	ldr	r5, [r1, #16]
 8006c5a:	4607      	mov	r7, r0
 8006c5c:	460c      	mov	r4, r1
 8006c5e:	461e      	mov	r6, r3
 8006c60:	f101 0c14 	add.w	ip, r1, #20
 8006c64:	2000      	movs	r0, #0
 8006c66:	f8dc 3000 	ldr.w	r3, [ip]
 8006c6a:	b299      	uxth	r1, r3
 8006c6c:	fb02 6101 	mla	r1, r2, r1, r6
 8006c70:	0c1e      	lsrs	r6, r3, #16
 8006c72:	0c0b      	lsrs	r3, r1, #16
 8006c74:	fb02 3306 	mla	r3, r2, r6, r3
 8006c78:	b289      	uxth	r1, r1
 8006c7a:	3001      	adds	r0, #1
 8006c7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c80:	4285      	cmp	r5, r0
 8006c82:	f84c 1b04 	str.w	r1, [ip], #4
 8006c86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c8a:	dcec      	bgt.n	8006c66 <__multadd+0x12>
 8006c8c:	b30e      	cbz	r6, 8006cd2 <__multadd+0x7e>
 8006c8e:	68a3      	ldr	r3, [r4, #8]
 8006c90:	42ab      	cmp	r3, r5
 8006c92:	dc19      	bgt.n	8006cc8 <__multadd+0x74>
 8006c94:	6861      	ldr	r1, [r4, #4]
 8006c96:	4638      	mov	r0, r7
 8006c98:	3101      	adds	r1, #1
 8006c9a:	f7ff ff79 	bl	8006b90 <_Balloc>
 8006c9e:	4680      	mov	r8, r0
 8006ca0:	b928      	cbnz	r0, 8006cae <__multadd+0x5a>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	4b0c      	ldr	r3, [pc, #48]	; (8006cd8 <__multadd+0x84>)
 8006ca6:	480d      	ldr	r0, [pc, #52]	; (8006cdc <__multadd+0x88>)
 8006ca8:	21ba      	movs	r1, #186	; 0xba
 8006caa:	f000 fbcf 	bl	800744c <__assert_func>
 8006cae:	6922      	ldr	r2, [r4, #16]
 8006cb0:	3202      	adds	r2, #2
 8006cb2:	f104 010c 	add.w	r1, r4, #12
 8006cb6:	0092      	lsls	r2, r2, #2
 8006cb8:	300c      	adds	r0, #12
 8006cba:	f7fe fe26 	bl	800590a <memcpy>
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4638      	mov	r0, r7
 8006cc2:	f7ff ffa5 	bl	8006c10 <_Bfree>
 8006cc6:	4644      	mov	r4, r8
 8006cc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ccc:	3501      	adds	r5, #1
 8006cce:	615e      	str	r6, [r3, #20]
 8006cd0:	6125      	str	r5, [r4, #16]
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cd8:	08007ca8 	.word	0x08007ca8
 8006cdc:	08007cca 	.word	0x08007cca

08006ce0 <__hi0bits>:
 8006ce0:	0c03      	lsrs	r3, r0, #16
 8006ce2:	041b      	lsls	r3, r3, #16
 8006ce4:	b9d3      	cbnz	r3, 8006d1c <__hi0bits+0x3c>
 8006ce6:	0400      	lsls	r0, r0, #16
 8006ce8:	2310      	movs	r3, #16
 8006cea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006cee:	bf04      	itt	eq
 8006cf0:	0200      	lsleq	r0, r0, #8
 8006cf2:	3308      	addeq	r3, #8
 8006cf4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006cf8:	bf04      	itt	eq
 8006cfa:	0100      	lsleq	r0, r0, #4
 8006cfc:	3304      	addeq	r3, #4
 8006cfe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006d02:	bf04      	itt	eq
 8006d04:	0080      	lsleq	r0, r0, #2
 8006d06:	3302      	addeq	r3, #2
 8006d08:	2800      	cmp	r0, #0
 8006d0a:	db05      	blt.n	8006d18 <__hi0bits+0x38>
 8006d0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006d10:	f103 0301 	add.w	r3, r3, #1
 8006d14:	bf08      	it	eq
 8006d16:	2320      	moveq	r3, #32
 8006d18:	4618      	mov	r0, r3
 8006d1a:	4770      	bx	lr
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	e7e4      	b.n	8006cea <__hi0bits+0xa>

08006d20 <__lo0bits>:
 8006d20:	6803      	ldr	r3, [r0, #0]
 8006d22:	f013 0207 	ands.w	r2, r3, #7
 8006d26:	d00c      	beq.n	8006d42 <__lo0bits+0x22>
 8006d28:	07d9      	lsls	r1, r3, #31
 8006d2a:	d422      	bmi.n	8006d72 <__lo0bits+0x52>
 8006d2c:	079a      	lsls	r2, r3, #30
 8006d2e:	bf49      	itett	mi
 8006d30:	085b      	lsrmi	r3, r3, #1
 8006d32:	089b      	lsrpl	r3, r3, #2
 8006d34:	6003      	strmi	r3, [r0, #0]
 8006d36:	2201      	movmi	r2, #1
 8006d38:	bf5c      	itt	pl
 8006d3a:	6003      	strpl	r3, [r0, #0]
 8006d3c:	2202      	movpl	r2, #2
 8006d3e:	4610      	mov	r0, r2
 8006d40:	4770      	bx	lr
 8006d42:	b299      	uxth	r1, r3
 8006d44:	b909      	cbnz	r1, 8006d4a <__lo0bits+0x2a>
 8006d46:	0c1b      	lsrs	r3, r3, #16
 8006d48:	2210      	movs	r2, #16
 8006d4a:	b2d9      	uxtb	r1, r3
 8006d4c:	b909      	cbnz	r1, 8006d52 <__lo0bits+0x32>
 8006d4e:	3208      	adds	r2, #8
 8006d50:	0a1b      	lsrs	r3, r3, #8
 8006d52:	0719      	lsls	r1, r3, #28
 8006d54:	bf04      	itt	eq
 8006d56:	091b      	lsreq	r3, r3, #4
 8006d58:	3204      	addeq	r2, #4
 8006d5a:	0799      	lsls	r1, r3, #30
 8006d5c:	bf04      	itt	eq
 8006d5e:	089b      	lsreq	r3, r3, #2
 8006d60:	3202      	addeq	r2, #2
 8006d62:	07d9      	lsls	r1, r3, #31
 8006d64:	d403      	bmi.n	8006d6e <__lo0bits+0x4e>
 8006d66:	085b      	lsrs	r3, r3, #1
 8006d68:	f102 0201 	add.w	r2, r2, #1
 8006d6c:	d003      	beq.n	8006d76 <__lo0bits+0x56>
 8006d6e:	6003      	str	r3, [r0, #0]
 8006d70:	e7e5      	b.n	8006d3e <__lo0bits+0x1e>
 8006d72:	2200      	movs	r2, #0
 8006d74:	e7e3      	b.n	8006d3e <__lo0bits+0x1e>
 8006d76:	2220      	movs	r2, #32
 8006d78:	e7e1      	b.n	8006d3e <__lo0bits+0x1e>
	...

08006d7c <__i2b>:
 8006d7c:	b510      	push	{r4, lr}
 8006d7e:	460c      	mov	r4, r1
 8006d80:	2101      	movs	r1, #1
 8006d82:	f7ff ff05 	bl	8006b90 <_Balloc>
 8006d86:	4602      	mov	r2, r0
 8006d88:	b928      	cbnz	r0, 8006d96 <__i2b+0x1a>
 8006d8a:	4b05      	ldr	r3, [pc, #20]	; (8006da0 <__i2b+0x24>)
 8006d8c:	4805      	ldr	r0, [pc, #20]	; (8006da4 <__i2b+0x28>)
 8006d8e:	f240 1145 	movw	r1, #325	; 0x145
 8006d92:	f000 fb5b 	bl	800744c <__assert_func>
 8006d96:	2301      	movs	r3, #1
 8006d98:	6144      	str	r4, [r0, #20]
 8006d9a:	6103      	str	r3, [r0, #16]
 8006d9c:	bd10      	pop	{r4, pc}
 8006d9e:	bf00      	nop
 8006da0:	08007ca8 	.word	0x08007ca8
 8006da4:	08007cca 	.word	0x08007cca

08006da8 <__multiply>:
 8006da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dac:	4691      	mov	r9, r2
 8006dae:	690a      	ldr	r2, [r1, #16]
 8006db0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	bfb8      	it	lt
 8006db8:	460b      	movlt	r3, r1
 8006dba:	460c      	mov	r4, r1
 8006dbc:	bfbc      	itt	lt
 8006dbe:	464c      	movlt	r4, r9
 8006dc0:	4699      	movlt	r9, r3
 8006dc2:	6927      	ldr	r7, [r4, #16]
 8006dc4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006dc8:	68a3      	ldr	r3, [r4, #8]
 8006dca:	6861      	ldr	r1, [r4, #4]
 8006dcc:	eb07 060a 	add.w	r6, r7, sl
 8006dd0:	42b3      	cmp	r3, r6
 8006dd2:	b085      	sub	sp, #20
 8006dd4:	bfb8      	it	lt
 8006dd6:	3101      	addlt	r1, #1
 8006dd8:	f7ff feda 	bl	8006b90 <_Balloc>
 8006ddc:	b930      	cbnz	r0, 8006dec <__multiply+0x44>
 8006dde:	4602      	mov	r2, r0
 8006de0:	4b44      	ldr	r3, [pc, #272]	; (8006ef4 <__multiply+0x14c>)
 8006de2:	4845      	ldr	r0, [pc, #276]	; (8006ef8 <__multiply+0x150>)
 8006de4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006de8:	f000 fb30 	bl	800744c <__assert_func>
 8006dec:	f100 0514 	add.w	r5, r0, #20
 8006df0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006df4:	462b      	mov	r3, r5
 8006df6:	2200      	movs	r2, #0
 8006df8:	4543      	cmp	r3, r8
 8006dfa:	d321      	bcc.n	8006e40 <__multiply+0x98>
 8006dfc:	f104 0314 	add.w	r3, r4, #20
 8006e00:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006e04:	f109 0314 	add.w	r3, r9, #20
 8006e08:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006e0c:	9202      	str	r2, [sp, #8]
 8006e0e:	1b3a      	subs	r2, r7, r4
 8006e10:	3a15      	subs	r2, #21
 8006e12:	f022 0203 	bic.w	r2, r2, #3
 8006e16:	3204      	adds	r2, #4
 8006e18:	f104 0115 	add.w	r1, r4, #21
 8006e1c:	428f      	cmp	r7, r1
 8006e1e:	bf38      	it	cc
 8006e20:	2204      	movcc	r2, #4
 8006e22:	9201      	str	r2, [sp, #4]
 8006e24:	9a02      	ldr	r2, [sp, #8]
 8006e26:	9303      	str	r3, [sp, #12]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d80c      	bhi.n	8006e46 <__multiply+0x9e>
 8006e2c:	2e00      	cmp	r6, #0
 8006e2e:	dd03      	ble.n	8006e38 <__multiply+0x90>
 8006e30:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d05b      	beq.n	8006ef0 <__multiply+0x148>
 8006e38:	6106      	str	r6, [r0, #16]
 8006e3a:	b005      	add	sp, #20
 8006e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e40:	f843 2b04 	str.w	r2, [r3], #4
 8006e44:	e7d8      	b.n	8006df8 <__multiply+0x50>
 8006e46:	f8b3 a000 	ldrh.w	sl, [r3]
 8006e4a:	f1ba 0f00 	cmp.w	sl, #0
 8006e4e:	d024      	beq.n	8006e9a <__multiply+0xf2>
 8006e50:	f104 0e14 	add.w	lr, r4, #20
 8006e54:	46a9      	mov	r9, r5
 8006e56:	f04f 0c00 	mov.w	ip, #0
 8006e5a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006e5e:	f8d9 1000 	ldr.w	r1, [r9]
 8006e62:	fa1f fb82 	uxth.w	fp, r2
 8006e66:	b289      	uxth	r1, r1
 8006e68:	fb0a 110b 	mla	r1, sl, fp, r1
 8006e6c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006e70:	f8d9 2000 	ldr.w	r2, [r9]
 8006e74:	4461      	add	r1, ip
 8006e76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e7a:	fb0a c20b 	mla	r2, sl, fp, ip
 8006e7e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e82:	b289      	uxth	r1, r1
 8006e84:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e88:	4577      	cmp	r7, lr
 8006e8a:	f849 1b04 	str.w	r1, [r9], #4
 8006e8e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e92:	d8e2      	bhi.n	8006e5a <__multiply+0xb2>
 8006e94:	9a01      	ldr	r2, [sp, #4]
 8006e96:	f845 c002 	str.w	ip, [r5, r2]
 8006e9a:	9a03      	ldr	r2, [sp, #12]
 8006e9c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	f1b9 0f00 	cmp.w	r9, #0
 8006ea6:	d021      	beq.n	8006eec <__multiply+0x144>
 8006ea8:	6829      	ldr	r1, [r5, #0]
 8006eaa:	f104 0c14 	add.w	ip, r4, #20
 8006eae:	46ae      	mov	lr, r5
 8006eb0:	f04f 0a00 	mov.w	sl, #0
 8006eb4:	f8bc b000 	ldrh.w	fp, [ip]
 8006eb8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006ebc:	fb09 220b 	mla	r2, r9, fp, r2
 8006ec0:	4452      	add	r2, sl
 8006ec2:	b289      	uxth	r1, r1
 8006ec4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006ec8:	f84e 1b04 	str.w	r1, [lr], #4
 8006ecc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006ed0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ed4:	f8be 1000 	ldrh.w	r1, [lr]
 8006ed8:	fb09 110a 	mla	r1, r9, sl, r1
 8006edc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006ee0:	4567      	cmp	r7, ip
 8006ee2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ee6:	d8e5      	bhi.n	8006eb4 <__multiply+0x10c>
 8006ee8:	9a01      	ldr	r2, [sp, #4]
 8006eea:	50a9      	str	r1, [r5, r2]
 8006eec:	3504      	adds	r5, #4
 8006eee:	e799      	b.n	8006e24 <__multiply+0x7c>
 8006ef0:	3e01      	subs	r6, #1
 8006ef2:	e79b      	b.n	8006e2c <__multiply+0x84>
 8006ef4:	08007ca8 	.word	0x08007ca8
 8006ef8:	08007cca 	.word	0x08007cca

08006efc <__pow5mult>:
 8006efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f00:	4615      	mov	r5, r2
 8006f02:	f012 0203 	ands.w	r2, r2, #3
 8006f06:	4606      	mov	r6, r0
 8006f08:	460f      	mov	r7, r1
 8006f0a:	d007      	beq.n	8006f1c <__pow5mult+0x20>
 8006f0c:	4c25      	ldr	r4, [pc, #148]	; (8006fa4 <__pow5mult+0xa8>)
 8006f0e:	3a01      	subs	r2, #1
 8006f10:	2300      	movs	r3, #0
 8006f12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f16:	f7ff fe9d 	bl	8006c54 <__multadd>
 8006f1a:	4607      	mov	r7, r0
 8006f1c:	10ad      	asrs	r5, r5, #2
 8006f1e:	d03d      	beq.n	8006f9c <__pow5mult+0xa0>
 8006f20:	69f4      	ldr	r4, [r6, #28]
 8006f22:	b97c      	cbnz	r4, 8006f44 <__pow5mult+0x48>
 8006f24:	2010      	movs	r0, #16
 8006f26:	f7ff fcd1 	bl	80068cc <malloc>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	61f0      	str	r0, [r6, #28]
 8006f2e:	b928      	cbnz	r0, 8006f3c <__pow5mult+0x40>
 8006f30:	4b1d      	ldr	r3, [pc, #116]	; (8006fa8 <__pow5mult+0xac>)
 8006f32:	481e      	ldr	r0, [pc, #120]	; (8006fac <__pow5mult+0xb0>)
 8006f34:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006f38:	f000 fa88 	bl	800744c <__assert_func>
 8006f3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f40:	6004      	str	r4, [r0, #0]
 8006f42:	60c4      	str	r4, [r0, #12]
 8006f44:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006f48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f4c:	b94c      	cbnz	r4, 8006f62 <__pow5mult+0x66>
 8006f4e:	f240 2171 	movw	r1, #625	; 0x271
 8006f52:	4630      	mov	r0, r6
 8006f54:	f7ff ff12 	bl	8006d7c <__i2b>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f5e:	4604      	mov	r4, r0
 8006f60:	6003      	str	r3, [r0, #0]
 8006f62:	f04f 0900 	mov.w	r9, #0
 8006f66:	07eb      	lsls	r3, r5, #31
 8006f68:	d50a      	bpl.n	8006f80 <__pow5mult+0x84>
 8006f6a:	4639      	mov	r1, r7
 8006f6c:	4622      	mov	r2, r4
 8006f6e:	4630      	mov	r0, r6
 8006f70:	f7ff ff1a 	bl	8006da8 <__multiply>
 8006f74:	4639      	mov	r1, r7
 8006f76:	4680      	mov	r8, r0
 8006f78:	4630      	mov	r0, r6
 8006f7a:	f7ff fe49 	bl	8006c10 <_Bfree>
 8006f7e:	4647      	mov	r7, r8
 8006f80:	106d      	asrs	r5, r5, #1
 8006f82:	d00b      	beq.n	8006f9c <__pow5mult+0xa0>
 8006f84:	6820      	ldr	r0, [r4, #0]
 8006f86:	b938      	cbnz	r0, 8006f98 <__pow5mult+0x9c>
 8006f88:	4622      	mov	r2, r4
 8006f8a:	4621      	mov	r1, r4
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	f7ff ff0b 	bl	8006da8 <__multiply>
 8006f92:	6020      	str	r0, [r4, #0]
 8006f94:	f8c0 9000 	str.w	r9, [r0]
 8006f98:	4604      	mov	r4, r0
 8006f9a:	e7e4      	b.n	8006f66 <__pow5mult+0x6a>
 8006f9c:	4638      	mov	r0, r7
 8006f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fa2:	bf00      	nop
 8006fa4:	08007e18 	.word	0x08007e18
 8006fa8:	08007c39 	.word	0x08007c39
 8006fac:	08007cca 	.word	0x08007cca

08006fb0 <__lshift>:
 8006fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	6849      	ldr	r1, [r1, #4]
 8006fb8:	6923      	ldr	r3, [r4, #16]
 8006fba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006fbe:	68a3      	ldr	r3, [r4, #8]
 8006fc0:	4607      	mov	r7, r0
 8006fc2:	4691      	mov	r9, r2
 8006fc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fc8:	f108 0601 	add.w	r6, r8, #1
 8006fcc:	42b3      	cmp	r3, r6
 8006fce:	db0b      	blt.n	8006fe8 <__lshift+0x38>
 8006fd0:	4638      	mov	r0, r7
 8006fd2:	f7ff fddd 	bl	8006b90 <_Balloc>
 8006fd6:	4605      	mov	r5, r0
 8006fd8:	b948      	cbnz	r0, 8006fee <__lshift+0x3e>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	4b28      	ldr	r3, [pc, #160]	; (8007080 <__lshift+0xd0>)
 8006fde:	4829      	ldr	r0, [pc, #164]	; (8007084 <__lshift+0xd4>)
 8006fe0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006fe4:	f000 fa32 	bl	800744c <__assert_func>
 8006fe8:	3101      	adds	r1, #1
 8006fea:	005b      	lsls	r3, r3, #1
 8006fec:	e7ee      	b.n	8006fcc <__lshift+0x1c>
 8006fee:	2300      	movs	r3, #0
 8006ff0:	f100 0114 	add.w	r1, r0, #20
 8006ff4:	f100 0210 	add.w	r2, r0, #16
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	4553      	cmp	r3, sl
 8006ffc:	db33      	blt.n	8007066 <__lshift+0xb6>
 8006ffe:	6920      	ldr	r0, [r4, #16]
 8007000:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007004:	f104 0314 	add.w	r3, r4, #20
 8007008:	f019 091f 	ands.w	r9, r9, #31
 800700c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007010:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007014:	d02b      	beq.n	800706e <__lshift+0xbe>
 8007016:	f1c9 0e20 	rsb	lr, r9, #32
 800701a:	468a      	mov	sl, r1
 800701c:	2200      	movs	r2, #0
 800701e:	6818      	ldr	r0, [r3, #0]
 8007020:	fa00 f009 	lsl.w	r0, r0, r9
 8007024:	4310      	orrs	r0, r2
 8007026:	f84a 0b04 	str.w	r0, [sl], #4
 800702a:	f853 2b04 	ldr.w	r2, [r3], #4
 800702e:	459c      	cmp	ip, r3
 8007030:	fa22 f20e 	lsr.w	r2, r2, lr
 8007034:	d8f3      	bhi.n	800701e <__lshift+0x6e>
 8007036:	ebac 0304 	sub.w	r3, ip, r4
 800703a:	3b15      	subs	r3, #21
 800703c:	f023 0303 	bic.w	r3, r3, #3
 8007040:	3304      	adds	r3, #4
 8007042:	f104 0015 	add.w	r0, r4, #21
 8007046:	4584      	cmp	ip, r0
 8007048:	bf38      	it	cc
 800704a:	2304      	movcc	r3, #4
 800704c:	50ca      	str	r2, [r1, r3]
 800704e:	b10a      	cbz	r2, 8007054 <__lshift+0xa4>
 8007050:	f108 0602 	add.w	r6, r8, #2
 8007054:	3e01      	subs	r6, #1
 8007056:	4638      	mov	r0, r7
 8007058:	612e      	str	r6, [r5, #16]
 800705a:	4621      	mov	r1, r4
 800705c:	f7ff fdd8 	bl	8006c10 <_Bfree>
 8007060:	4628      	mov	r0, r5
 8007062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007066:	f842 0f04 	str.w	r0, [r2, #4]!
 800706a:	3301      	adds	r3, #1
 800706c:	e7c5      	b.n	8006ffa <__lshift+0x4a>
 800706e:	3904      	subs	r1, #4
 8007070:	f853 2b04 	ldr.w	r2, [r3], #4
 8007074:	f841 2f04 	str.w	r2, [r1, #4]!
 8007078:	459c      	cmp	ip, r3
 800707a:	d8f9      	bhi.n	8007070 <__lshift+0xc0>
 800707c:	e7ea      	b.n	8007054 <__lshift+0xa4>
 800707e:	bf00      	nop
 8007080:	08007ca8 	.word	0x08007ca8
 8007084:	08007cca 	.word	0x08007cca

08007088 <__mcmp>:
 8007088:	b530      	push	{r4, r5, lr}
 800708a:	6902      	ldr	r2, [r0, #16]
 800708c:	690c      	ldr	r4, [r1, #16]
 800708e:	1b12      	subs	r2, r2, r4
 8007090:	d10e      	bne.n	80070b0 <__mcmp+0x28>
 8007092:	f100 0314 	add.w	r3, r0, #20
 8007096:	3114      	adds	r1, #20
 8007098:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800709c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80070a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80070a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80070a8:	42a5      	cmp	r5, r4
 80070aa:	d003      	beq.n	80070b4 <__mcmp+0x2c>
 80070ac:	d305      	bcc.n	80070ba <__mcmp+0x32>
 80070ae:	2201      	movs	r2, #1
 80070b0:	4610      	mov	r0, r2
 80070b2:	bd30      	pop	{r4, r5, pc}
 80070b4:	4283      	cmp	r3, r0
 80070b6:	d3f3      	bcc.n	80070a0 <__mcmp+0x18>
 80070b8:	e7fa      	b.n	80070b0 <__mcmp+0x28>
 80070ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070be:	e7f7      	b.n	80070b0 <__mcmp+0x28>

080070c0 <__mdiff>:
 80070c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c4:	460c      	mov	r4, r1
 80070c6:	4606      	mov	r6, r0
 80070c8:	4611      	mov	r1, r2
 80070ca:	4620      	mov	r0, r4
 80070cc:	4690      	mov	r8, r2
 80070ce:	f7ff ffdb 	bl	8007088 <__mcmp>
 80070d2:	1e05      	subs	r5, r0, #0
 80070d4:	d110      	bne.n	80070f8 <__mdiff+0x38>
 80070d6:	4629      	mov	r1, r5
 80070d8:	4630      	mov	r0, r6
 80070da:	f7ff fd59 	bl	8006b90 <_Balloc>
 80070de:	b930      	cbnz	r0, 80070ee <__mdiff+0x2e>
 80070e0:	4b3a      	ldr	r3, [pc, #232]	; (80071cc <__mdiff+0x10c>)
 80070e2:	4602      	mov	r2, r0
 80070e4:	f240 2137 	movw	r1, #567	; 0x237
 80070e8:	4839      	ldr	r0, [pc, #228]	; (80071d0 <__mdiff+0x110>)
 80070ea:	f000 f9af 	bl	800744c <__assert_func>
 80070ee:	2301      	movs	r3, #1
 80070f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80070f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070f8:	bfa4      	itt	ge
 80070fa:	4643      	movge	r3, r8
 80070fc:	46a0      	movge	r8, r4
 80070fe:	4630      	mov	r0, r6
 8007100:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007104:	bfa6      	itte	ge
 8007106:	461c      	movge	r4, r3
 8007108:	2500      	movge	r5, #0
 800710a:	2501      	movlt	r5, #1
 800710c:	f7ff fd40 	bl	8006b90 <_Balloc>
 8007110:	b920      	cbnz	r0, 800711c <__mdiff+0x5c>
 8007112:	4b2e      	ldr	r3, [pc, #184]	; (80071cc <__mdiff+0x10c>)
 8007114:	4602      	mov	r2, r0
 8007116:	f240 2145 	movw	r1, #581	; 0x245
 800711a:	e7e5      	b.n	80070e8 <__mdiff+0x28>
 800711c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007120:	6926      	ldr	r6, [r4, #16]
 8007122:	60c5      	str	r5, [r0, #12]
 8007124:	f104 0914 	add.w	r9, r4, #20
 8007128:	f108 0514 	add.w	r5, r8, #20
 800712c:	f100 0e14 	add.w	lr, r0, #20
 8007130:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007134:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007138:	f108 0210 	add.w	r2, r8, #16
 800713c:	46f2      	mov	sl, lr
 800713e:	2100      	movs	r1, #0
 8007140:	f859 3b04 	ldr.w	r3, [r9], #4
 8007144:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007148:	fa11 f88b 	uxtah	r8, r1, fp
 800714c:	b299      	uxth	r1, r3
 800714e:	0c1b      	lsrs	r3, r3, #16
 8007150:	eba8 0801 	sub.w	r8, r8, r1
 8007154:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007158:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800715c:	fa1f f888 	uxth.w	r8, r8
 8007160:	1419      	asrs	r1, r3, #16
 8007162:	454e      	cmp	r6, r9
 8007164:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007168:	f84a 3b04 	str.w	r3, [sl], #4
 800716c:	d8e8      	bhi.n	8007140 <__mdiff+0x80>
 800716e:	1b33      	subs	r3, r6, r4
 8007170:	3b15      	subs	r3, #21
 8007172:	f023 0303 	bic.w	r3, r3, #3
 8007176:	3304      	adds	r3, #4
 8007178:	3415      	adds	r4, #21
 800717a:	42a6      	cmp	r6, r4
 800717c:	bf38      	it	cc
 800717e:	2304      	movcc	r3, #4
 8007180:	441d      	add	r5, r3
 8007182:	4473      	add	r3, lr
 8007184:	469e      	mov	lr, r3
 8007186:	462e      	mov	r6, r5
 8007188:	4566      	cmp	r6, ip
 800718a:	d30e      	bcc.n	80071aa <__mdiff+0xea>
 800718c:	f10c 0203 	add.w	r2, ip, #3
 8007190:	1b52      	subs	r2, r2, r5
 8007192:	f022 0203 	bic.w	r2, r2, #3
 8007196:	3d03      	subs	r5, #3
 8007198:	45ac      	cmp	ip, r5
 800719a:	bf38      	it	cc
 800719c:	2200      	movcc	r2, #0
 800719e:	4413      	add	r3, r2
 80071a0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80071a4:	b17a      	cbz	r2, 80071c6 <__mdiff+0x106>
 80071a6:	6107      	str	r7, [r0, #16]
 80071a8:	e7a4      	b.n	80070f4 <__mdiff+0x34>
 80071aa:	f856 8b04 	ldr.w	r8, [r6], #4
 80071ae:	fa11 f288 	uxtah	r2, r1, r8
 80071b2:	1414      	asrs	r4, r2, #16
 80071b4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80071b8:	b292      	uxth	r2, r2
 80071ba:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80071be:	f84e 2b04 	str.w	r2, [lr], #4
 80071c2:	1421      	asrs	r1, r4, #16
 80071c4:	e7e0      	b.n	8007188 <__mdiff+0xc8>
 80071c6:	3f01      	subs	r7, #1
 80071c8:	e7ea      	b.n	80071a0 <__mdiff+0xe0>
 80071ca:	bf00      	nop
 80071cc:	08007ca8 	.word	0x08007ca8
 80071d0:	08007cca 	.word	0x08007cca

080071d4 <__d2b>:
 80071d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80071d8:	460f      	mov	r7, r1
 80071da:	2101      	movs	r1, #1
 80071dc:	ec59 8b10 	vmov	r8, r9, d0
 80071e0:	4616      	mov	r6, r2
 80071e2:	f7ff fcd5 	bl	8006b90 <_Balloc>
 80071e6:	4604      	mov	r4, r0
 80071e8:	b930      	cbnz	r0, 80071f8 <__d2b+0x24>
 80071ea:	4602      	mov	r2, r0
 80071ec:	4b24      	ldr	r3, [pc, #144]	; (8007280 <__d2b+0xac>)
 80071ee:	4825      	ldr	r0, [pc, #148]	; (8007284 <__d2b+0xb0>)
 80071f0:	f240 310f 	movw	r1, #783	; 0x30f
 80071f4:	f000 f92a 	bl	800744c <__assert_func>
 80071f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007200:	bb2d      	cbnz	r5, 800724e <__d2b+0x7a>
 8007202:	9301      	str	r3, [sp, #4]
 8007204:	f1b8 0300 	subs.w	r3, r8, #0
 8007208:	d026      	beq.n	8007258 <__d2b+0x84>
 800720a:	4668      	mov	r0, sp
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	f7ff fd87 	bl	8006d20 <__lo0bits>
 8007212:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007216:	b1e8      	cbz	r0, 8007254 <__d2b+0x80>
 8007218:	f1c0 0320 	rsb	r3, r0, #32
 800721c:	fa02 f303 	lsl.w	r3, r2, r3
 8007220:	430b      	orrs	r3, r1
 8007222:	40c2      	lsrs	r2, r0
 8007224:	6163      	str	r3, [r4, #20]
 8007226:	9201      	str	r2, [sp, #4]
 8007228:	9b01      	ldr	r3, [sp, #4]
 800722a:	61a3      	str	r3, [r4, #24]
 800722c:	2b00      	cmp	r3, #0
 800722e:	bf14      	ite	ne
 8007230:	2202      	movne	r2, #2
 8007232:	2201      	moveq	r2, #1
 8007234:	6122      	str	r2, [r4, #16]
 8007236:	b1bd      	cbz	r5, 8007268 <__d2b+0x94>
 8007238:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800723c:	4405      	add	r5, r0
 800723e:	603d      	str	r5, [r7, #0]
 8007240:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007244:	6030      	str	r0, [r6, #0]
 8007246:	4620      	mov	r0, r4
 8007248:	b003      	add	sp, #12
 800724a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800724e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007252:	e7d6      	b.n	8007202 <__d2b+0x2e>
 8007254:	6161      	str	r1, [r4, #20]
 8007256:	e7e7      	b.n	8007228 <__d2b+0x54>
 8007258:	a801      	add	r0, sp, #4
 800725a:	f7ff fd61 	bl	8006d20 <__lo0bits>
 800725e:	9b01      	ldr	r3, [sp, #4]
 8007260:	6163      	str	r3, [r4, #20]
 8007262:	3020      	adds	r0, #32
 8007264:	2201      	movs	r2, #1
 8007266:	e7e5      	b.n	8007234 <__d2b+0x60>
 8007268:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800726c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007270:	6038      	str	r0, [r7, #0]
 8007272:	6918      	ldr	r0, [r3, #16]
 8007274:	f7ff fd34 	bl	8006ce0 <__hi0bits>
 8007278:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800727c:	e7e2      	b.n	8007244 <__d2b+0x70>
 800727e:	bf00      	nop
 8007280:	08007ca8 	.word	0x08007ca8
 8007284:	08007cca 	.word	0x08007cca

08007288 <__sread>:
 8007288:	b510      	push	{r4, lr}
 800728a:	460c      	mov	r4, r1
 800728c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007290:	f000 f8a8 	bl	80073e4 <_read_r>
 8007294:	2800      	cmp	r0, #0
 8007296:	bfab      	itete	ge
 8007298:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800729a:	89a3      	ldrhlt	r3, [r4, #12]
 800729c:	181b      	addge	r3, r3, r0
 800729e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072a2:	bfac      	ite	ge
 80072a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80072a6:	81a3      	strhlt	r3, [r4, #12]
 80072a8:	bd10      	pop	{r4, pc}

080072aa <__swrite>:
 80072aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ae:	461f      	mov	r7, r3
 80072b0:	898b      	ldrh	r3, [r1, #12]
 80072b2:	05db      	lsls	r3, r3, #23
 80072b4:	4605      	mov	r5, r0
 80072b6:	460c      	mov	r4, r1
 80072b8:	4616      	mov	r6, r2
 80072ba:	d505      	bpl.n	80072c8 <__swrite+0x1e>
 80072bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c0:	2302      	movs	r3, #2
 80072c2:	2200      	movs	r2, #0
 80072c4:	f000 f87c 	bl	80073c0 <_lseek_r>
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072d2:	81a3      	strh	r3, [r4, #12]
 80072d4:	4632      	mov	r2, r6
 80072d6:	463b      	mov	r3, r7
 80072d8:	4628      	mov	r0, r5
 80072da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072de:	f000 b8a3 	b.w	8007428 <_write_r>

080072e2 <__sseek>:
 80072e2:	b510      	push	{r4, lr}
 80072e4:	460c      	mov	r4, r1
 80072e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ea:	f000 f869 	bl	80073c0 <_lseek_r>
 80072ee:	1c43      	adds	r3, r0, #1
 80072f0:	89a3      	ldrh	r3, [r4, #12]
 80072f2:	bf15      	itete	ne
 80072f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80072f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80072fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80072fe:	81a3      	strheq	r3, [r4, #12]
 8007300:	bf18      	it	ne
 8007302:	81a3      	strhne	r3, [r4, #12]
 8007304:	bd10      	pop	{r4, pc}

08007306 <__sclose>:
 8007306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800730a:	f000 b849 	b.w	80073a0 <_close_r>

0800730e <_realloc_r>:
 800730e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007312:	4680      	mov	r8, r0
 8007314:	4614      	mov	r4, r2
 8007316:	460e      	mov	r6, r1
 8007318:	b921      	cbnz	r1, 8007324 <_realloc_r+0x16>
 800731a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800731e:	4611      	mov	r1, r2
 8007320:	f7ff bafc 	b.w	800691c <_malloc_r>
 8007324:	b92a      	cbnz	r2, 8007332 <_realloc_r+0x24>
 8007326:	f000 f8c5 	bl	80074b4 <_free_r>
 800732a:	4625      	mov	r5, r4
 800732c:	4628      	mov	r0, r5
 800732e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007332:	f000 f91d 	bl	8007570 <_malloc_usable_size_r>
 8007336:	4284      	cmp	r4, r0
 8007338:	4607      	mov	r7, r0
 800733a:	d802      	bhi.n	8007342 <_realloc_r+0x34>
 800733c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007340:	d812      	bhi.n	8007368 <_realloc_r+0x5a>
 8007342:	4621      	mov	r1, r4
 8007344:	4640      	mov	r0, r8
 8007346:	f7ff fae9 	bl	800691c <_malloc_r>
 800734a:	4605      	mov	r5, r0
 800734c:	2800      	cmp	r0, #0
 800734e:	d0ed      	beq.n	800732c <_realloc_r+0x1e>
 8007350:	42bc      	cmp	r4, r7
 8007352:	4622      	mov	r2, r4
 8007354:	4631      	mov	r1, r6
 8007356:	bf28      	it	cs
 8007358:	463a      	movcs	r2, r7
 800735a:	f7fe fad6 	bl	800590a <memcpy>
 800735e:	4631      	mov	r1, r6
 8007360:	4640      	mov	r0, r8
 8007362:	f000 f8a7 	bl	80074b4 <_free_r>
 8007366:	e7e1      	b.n	800732c <_realloc_r+0x1e>
 8007368:	4635      	mov	r5, r6
 800736a:	e7df      	b.n	800732c <_realloc_r+0x1e>

0800736c <memmove>:
 800736c:	4288      	cmp	r0, r1
 800736e:	b510      	push	{r4, lr}
 8007370:	eb01 0402 	add.w	r4, r1, r2
 8007374:	d902      	bls.n	800737c <memmove+0x10>
 8007376:	4284      	cmp	r4, r0
 8007378:	4623      	mov	r3, r4
 800737a:	d807      	bhi.n	800738c <memmove+0x20>
 800737c:	1e43      	subs	r3, r0, #1
 800737e:	42a1      	cmp	r1, r4
 8007380:	d008      	beq.n	8007394 <memmove+0x28>
 8007382:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007386:	f803 2f01 	strb.w	r2, [r3, #1]!
 800738a:	e7f8      	b.n	800737e <memmove+0x12>
 800738c:	4402      	add	r2, r0
 800738e:	4601      	mov	r1, r0
 8007390:	428a      	cmp	r2, r1
 8007392:	d100      	bne.n	8007396 <memmove+0x2a>
 8007394:	bd10      	pop	{r4, pc}
 8007396:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800739a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800739e:	e7f7      	b.n	8007390 <memmove+0x24>

080073a0 <_close_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	4d06      	ldr	r5, [pc, #24]	; (80073bc <_close_r+0x1c>)
 80073a4:	2300      	movs	r3, #0
 80073a6:	4604      	mov	r4, r0
 80073a8:	4608      	mov	r0, r1
 80073aa:	602b      	str	r3, [r5, #0]
 80073ac:	f7fa f837 	bl	800141e <_close>
 80073b0:	1c43      	adds	r3, r0, #1
 80073b2:	d102      	bne.n	80073ba <_close_r+0x1a>
 80073b4:	682b      	ldr	r3, [r5, #0]
 80073b6:	b103      	cbz	r3, 80073ba <_close_r+0x1a>
 80073b8:	6023      	str	r3, [r4, #0]
 80073ba:	bd38      	pop	{r3, r4, r5, pc}
 80073bc:	20000428 	.word	0x20000428

080073c0 <_lseek_r>:
 80073c0:	b538      	push	{r3, r4, r5, lr}
 80073c2:	4d07      	ldr	r5, [pc, #28]	; (80073e0 <_lseek_r+0x20>)
 80073c4:	4604      	mov	r4, r0
 80073c6:	4608      	mov	r0, r1
 80073c8:	4611      	mov	r1, r2
 80073ca:	2200      	movs	r2, #0
 80073cc:	602a      	str	r2, [r5, #0]
 80073ce:	461a      	mov	r2, r3
 80073d0:	f7fa f84c 	bl	800146c <_lseek>
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	d102      	bne.n	80073de <_lseek_r+0x1e>
 80073d8:	682b      	ldr	r3, [r5, #0]
 80073da:	b103      	cbz	r3, 80073de <_lseek_r+0x1e>
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	bd38      	pop	{r3, r4, r5, pc}
 80073e0:	20000428 	.word	0x20000428

080073e4 <_read_r>:
 80073e4:	b538      	push	{r3, r4, r5, lr}
 80073e6:	4d07      	ldr	r5, [pc, #28]	; (8007404 <_read_r+0x20>)
 80073e8:	4604      	mov	r4, r0
 80073ea:	4608      	mov	r0, r1
 80073ec:	4611      	mov	r1, r2
 80073ee:	2200      	movs	r2, #0
 80073f0:	602a      	str	r2, [r5, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	f7f9 ffda 	bl	80013ac <_read>
 80073f8:	1c43      	adds	r3, r0, #1
 80073fa:	d102      	bne.n	8007402 <_read_r+0x1e>
 80073fc:	682b      	ldr	r3, [r5, #0]
 80073fe:	b103      	cbz	r3, 8007402 <_read_r+0x1e>
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	bd38      	pop	{r3, r4, r5, pc}
 8007404:	20000428 	.word	0x20000428

08007408 <_sbrk_r>:
 8007408:	b538      	push	{r3, r4, r5, lr}
 800740a:	4d06      	ldr	r5, [pc, #24]	; (8007424 <_sbrk_r+0x1c>)
 800740c:	2300      	movs	r3, #0
 800740e:	4604      	mov	r4, r0
 8007410:	4608      	mov	r0, r1
 8007412:	602b      	str	r3, [r5, #0]
 8007414:	f7fa f838 	bl	8001488 <_sbrk>
 8007418:	1c43      	adds	r3, r0, #1
 800741a:	d102      	bne.n	8007422 <_sbrk_r+0x1a>
 800741c:	682b      	ldr	r3, [r5, #0]
 800741e:	b103      	cbz	r3, 8007422 <_sbrk_r+0x1a>
 8007420:	6023      	str	r3, [r4, #0]
 8007422:	bd38      	pop	{r3, r4, r5, pc}
 8007424:	20000428 	.word	0x20000428

08007428 <_write_r>:
 8007428:	b538      	push	{r3, r4, r5, lr}
 800742a:	4d07      	ldr	r5, [pc, #28]	; (8007448 <_write_r+0x20>)
 800742c:	4604      	mov	r4, r0
 800742e:	4608      	mov	r0, r1
 8007430:	4611      	mov	r1, r2
 8007432:	2200      	movs	r2, #0
 8007434:	602a      	str	r2, [r5, #0]
 8007436:	461a      	mov	r2, r3
 8007438:	f7f9 ffd5 	bl	80013e6 <_write>
 800743c:	1c43      	adds	r3, r0, #1
 800743e:	d102      	bne.n	8007446 <_write_r+0x1e>
 8007440:	682b      	ldr	r3, [r5, #0]
 8007442:	b103      	cbz	r3, 8007446 <_write_r+0x1e>
 8007444:	6023      	str	r3, [r4, #0]
 8007446:	bd38      	pop	{r3, r4, r5, pc}
 8007448:	20000428 	.word	0x20000428

0800744c <__assert_func>:
 800744c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800744e:	4614      	mov	r4, r2
 8007450:	461a      	mov	r2, r3
 8007452:	4b09      	ldr	r3, [pc, #36]	; (8007478 <__assert_func+0x2c>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4605      	mov	r5, r0
 8007458:	68d8      	ldr	r0, [r3, #12]
 800745a:	b14c      	cbz	r4, 8007470 <__assert_func+0x24>
 800745c:	4b07      	ldr	r3, [pc, #28]	; (800747c <__assert_func+0x30>)
 800745e:	9100      	str	r1, [sp, #0]
 8007460:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007464:	4906      	ldr	r1, [pc, #24]	; (8007480 <__assert_func+0x34>)
 8007466:	462b      	mov	r3, r5
 8007468:	f000 f88a 	bl	8007580 <fiprintf>
 800746c:	f000 f8a7 	bl	80075be <abort>
 8007470:	4b04      	ldr	r3, [pc, #16]	; (8007484 <__assert_func+0x38>)
 8007472:	461c      	mov	r4, r3
 8007474:	e7f3      	b.n	800745e <__assert_func+0x12>
 8007476:	bf00      	nop
 8007478:	20000068 	.word	0x20000068
 800747c:	08007f2f 	.word	0x08007f2f
 8007480:	08007f3c 	.word	0x08007f3c
 8007484:	08007f6a 	.word	0x08007f6a

08007488 <_calloc_r>:
 8007488:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800748a:	fba1 2402 	umull	r2, r4, r1, r2
 800748e:	b94c      	cbnz	r4, 80074a4 <_calloc_r+0x1c>
 8007490:	4611      	mov	r1, r2
 8007492:	9201      	str	r2, [sp, #4]
 8007494:	f7ff fa42 	bl	800691c <_malloc_r>
 8007498:	9a01      	ldr	r2, [sp, #4]
 800749a:	4605      	mov	r5, r0
 800749c:	b930      	cbnz	r0, 80074ac <_calloc_r+0x24>
 800749e:	4628      	mov	r0, r5
 80074a0:	b003      	add	sp, #12
 80074a2:	bd30      	pop	{r4, r5, pc}
 80074a4:	220c      	movs	r2, #12
 80074a6:	6002      	str	r2, [r0, #0]
 80074a8:	2500      	movs	r5, #0
 80074aa:	e7f8      	b.n	800749e <_calloc_r+0x16>
 80074ac:	4621      	mov	r1, r4
 80074ae:	f7fe f9f3 	bl	8005898 <memset>
 80074b2:	e7f4      	b.n	800749e <_calloc_r+0x16>

080074b4 <_free_r>:
 80074b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074b6:	2900      	cmp	r1, #0
 80074b8:	d044      	beq.n	8007544 <_free_r+0x90>
 80074ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074be:	9001      	str	r0, [sp, #4]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f1a1 0404 	sub.w	r4, r1, #4
 80074c6:	bfb8      	it	lt
 80074c8:	18e4      	addlt	r4, r4, r3
 80074ca:	f7ff fb55 	bl	8006b78 <__malloc_lock>
 80074ce:	4a1e      	ldr	r2, [pc, #120]	; (8007548 <_free_r+0x94>)
 80074d0:	9801      	ldr	r0, [sp, #4]
 80074d2:	6813      	ldr	r3, [r2, #0]
 80074d4:	b933      	cbnz	r3, 80074e4 <_free_r+0x30>
 80074d6:	6063      	str	r3, [r4, #4]
 80074d8:	6014      	str	r4, [r2, #0]
 80074da:	b003      	add	sp, #12
 80074dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074e0:	f7ff bb50 	b.w	8006b84 <__malloc_unlock>
 80074e4:	42a3      	cmp	r3, r4
 80074e6:	d908      	bls.n	80074fa <_free_r+0x46>
 80074e8:	6825      	ldr	r5, [r4, #0]
 80074ea:	1961      	adds	r1, r4, r5
 80074ec:	428b      	cmp	r3, r1
 80074ee:	bf01      	itttt	eq
 80074f0:	6819      	ldreq	r1, [r3, #0]
 80074f2:	685b      	ldreq	r3, [r3, #4]
 80074f4:	1949      	addeq	r1, r1, r5
 80074f6:	6021      	streq	r1, [r4, #0]
 80074f8:	e7ed      	b.n	80074d6 <_free_r+0x22>
 80074fa:	461a      	mov	r2, r3
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	b10b      	cbz	r3, 8007504 <_free_r+0x50>
 8007500:	42a3      	cmp	r3, r4
 8007502:	d9fa      	bls.n	80074fa <_free_r+0x46>
 8007504:	6811      	ldr	r1, [r2, #0]
 8007506:	1855      	adds	r5, r2, r1
 8007508:	42a5      	cmp	r5, r4
 800750a:	d10b      	bne.n	8007524 <_free_r+0x70>
 800750c:	6824      	ldr	r4, [r4, #0]
 800750e:	4421      	add	r1, r4
 8007510:	1854      	adds	r4, r2, r1
 8007512:	42a3      	cmp	r3, r4
 8007514:	6011      	str	r1, [r2, #0]
 8007516:	d1e0      	bne.n	80074da <_free_r+0x26>
 8007518:	681c      	ldr	r4, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	6053      	str	r3, [r2, #4]
 800751e:	440c      	add	r4, r1
 8007520:	6014      	str	r4, [r2, #0]
 8007522:	e7da      	b.n	80074da <_free_r+0x26>
 8007524:	d902      	bls.n	800752c <_free_r+0x78>
 8007526:	230c      	movs	r3, #12
 8007528:	6003      	str	r3, [r0, #0]
 800752a:	e7d6      	b.n	80074da <_free_r+0x26>
 800752c:	6825      	ldr	r5, [r4, #0]
 800752e:	1961      	adds	r1, r4, r5
 8007530:	428b      	cmp	r3, r1
 8007532:	bf04      	itt	eq
 8007534:	6819      	ldreq	r1, [r3, #0]
 8007536:	685b      	ldreq	r3, [r3, #4]
 8007538:	6063      	str	r3, [r4, #4]
 800753a:	bf04      	itt	eq
 800753c:	1949      	addeq	r1, r1, r5
 800753e:	6021      	streq	r1, [r4, #0]
 8007540:	6054      	str	r4, [r2, #4]
 8007542:	e7ca      	b.n	80074da <_free_r+0x26>
 8007544:	b003      	add	sp, #12
 8007546:	bd30      	pop	{r4, r5, pc}
 8007548:	20000420 	.word	0x20000420

0800754c <__ascii_mbtowc>:
 800754c:	b082      	sub	sp, #8
 800754e:	b901      	cbnz	r1, 8007552 <__ascii_mbtowc+0x6>
 8007550:	a901      	add	r1, sp, #4
 8007552:	b142      	cbz	r2, 8007566 <__ascii_mbtowc+0x1a>
 8007554:	b14b      	cbz	r3, 800756a <__ascii_mbtowc+0x1e>
 8007556:	7813      	ldrb	r3, [r2, #0]
 8007558:	600b      	str	r3, [r1, #0]
 800755a:	7812      	ldrb	r2, [r2, #0]
 800755c:	1e10      	subs	r0, r2, #0
 800755e:	bf18      	it	ne
 8007560:	2001      	movne	r0, #1
 8007562:	b002      	add	sp, #8
 8007564:	4770      	bx	lr
 8007566:	4610      	mov	r0, r2
 8007568:	e7fb      	b.n	8007562 <__ascii_mbtowc+0x16>
 800756a:	f06f 0001 	mvn.w	r0, #1
 800756e:	e7f8      	b.n	8007562 <__ascii_mbtowc+0x16>

08007570 <_malloc_usable_size_r>:
 8007570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007574:	1f18      	subs	r0, r3, #4
 8007576:	2b00      	cmp	r3, #0
 8007578:	bfbc      	itt	lt
 800757a:	580b      	ldrlt	r3, [r1, r0]
 800757c:	18c0      	addlt	r0, r0, r3
 800757e:	4770      	bx	lr

08007580 <fiprintf>:
 8007580:	b40e      	push	{r1, r2, r3}
 8007582:	b503      	push	{r0, r1, lr}
 8007584:	4601      	mov	r1, r0
 8007586:	ab03      	add	r3, sp, #12
 8007588:	4805      	ldr	r0, [pc, #20]	; (80075a0 <fiprintf+0x20>)
 800758a:	f853 2b04 	ldr.w	r2, [r3], #4
 800758e:	6800      	ldr	r0, [r0, #0]
 8007590:	9301      	str	r3, [sp, #4]
 8007592:	f000 f845 	bl	8007620 <_vfiprintf_r>
 8007596:	b002      	add	sp, #8
 8007598:	f85d eb04 	ldr.w	lr, [sp], #4
 800759c:	b003      	add	sp, #12
 800759e:	4770      	bx	lr
 80075a0:	20000068 	.word	0x20000068

080075a4 <__ascii_wctomb>:
 80075a4:	b149      	cbz	r1, 80075ba <__ascii_wctomb+0x16>
 80075a6:	2aff      	cmp	r2, #255	; 0xff
 80075a8:	bf85      	ittet	hi
 80075aa:	238a      	movhi	r3, #138	; 0x8a
 80075ac:	6003      	strhi	r3, [r0, #0]
 80075ae:	700a      	strbls	r2, [r1, #0]
 80075b0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80075b4:	bf98      	it	ls
 80075b6:	2001      	movls	r0, #1
 80075b8:	4770      	bx	lr
 80075ba:	4608      	mov	r0, r1
 80075bc:	4770      	bx	lr

080075be <abort>:
 80075be:	b508      	push	{r3, lr}
 80075c0:	2006      	movs	r0, #6
 80075c2:	f000 fa89 	bl	8007ad8 <raise>
 80075c6:	2001      	movs	r0, #1
 80075c8:	f7f9 fee6 	bl	8001398 <_exit>

080075cc <__sfputc_r>:
 80075cc:	6893      	ldr	r3, [r2, #8]
 80075ce:	3b01      	subs	r3, #1
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	b410      	push	{r4}
 80075d4:	6093      	str	r3, [r2, #8]
 80075d6:	da08      	bge.n	80075ea <__sfputc_r+0x1e>
 80075d8:	6994      	ldr	r4, [r2, #24]
 80075da:	42a3      	cmp	r3, r4
 80075dc:	db01      	blt.n	80075e2 <__sfputc_r+0x16>
 80075de:	290a      	cmp	r1, #10
 80075e0:	d103      	bne.n	80075ea <__sfputc_r+0x1e>
 80075e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075e6:	f000 b935 	b.w	8007854 <__swbuf_r>
 80075ea:	6813      	ldr	r3, [r2, #0]
 80075ec:	1c58      	adds	r0, r3, #1
 80075ee:	6010      	str	r0, [r2, #0]
 80075f0:	7019      	strb	r1, [r3, #0]
 80075f2:	4608      	mov	r0, r1
 80075f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075f8:	4770      	bx	lr

080075fa <__sfputs_r>:
 80075fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fc:	4606      	mov	r6, r0
 80075fe:	460f      	mov	r7, r1
 8007600:	4614      	mov	r4, r2
 8007602:	18d5      	adds	r5, r2, r3
 8007604:	42ac      	cmp	r4, r5
 8007606:	d101      	bne.n	800760c <__sfputs_r+0x12>
 8007608:	2000      	movs	r0, #0
 800760a:	e007      	b.n	800761c <__sfputs_r+0x22>
 800760c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007610:	463a      	mov	r2, r7
 8007612:	4630      	mov	r0, r6
 8007614:	f7ff ffda 	bl	80075cc <__sfputc_r>
 8007618:	1c43      	adds	r3, r0, #1
 800761a:	d1f3      	bne.n	8007604 <__sfputs_r+0xa>
 800761c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007620 <_vfiprintf_r>:
 8007620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007624:	460d      	mov	r5, r1
 8007626:	b09d      	sub	sp, #116	; 0x74
 8007628:	4614      	mov	r4, r2
 800762a:	4698      	mov	r8, r3
 800762c:	4606      	mov	r6, r0
 800762e:	b118      	cbz	r0, 8007638 <_vfiprintf_r+0x18>
 8007630:	6a03      	ldr	r3, [r0, #32]
 8007632:	b90b      	cbnz	r3, 8007638 <_vfiprintf_r+0x18>
 8007634:	f7fe f8fa 	bl	800582c <__sinit>
 8007638:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800763a:	07d9      	lsls	r1, r3, #31
 800763c:	d405      	bmi.n	800764a <_vfiprintf_r+0x2a>
 800763e:	89ab      	ldrh	r3, [r5, #12]
 8007640:	059a      	lsls	r2, r3, #22
 8007642:	d402      	bmi.n	800764a <_vfiprintf_r+0x2a>
 8007644:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007646:	f7fe f95e 	bl	8005906 <__retarget_lock_acquire_recursive>
 800764a:	89ab      	ldrh	r3, [r5, #12]
 800764c:	071b      	lsls	r3, r3, #28
 800764e:	d501      	bpl.n	8007654 <_vfiprintf_r+0x34>
 8007650:	692b      	ldr	r3, [r5, #16]
 8007652:	b99b      	cbnz	r3, 800767c <_vfiprintf_r+0x5c>
 8007654:	4629      	mov	r1, r5
 8007656:	4630      	mov	r0, r6
 8007658:	f000 f93a 	bl	80078d0 <__swsetup_r>
 800765c:	b170      	cbz	r0, 800767c <_vfiprintf_r+0x5c>
 800765e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007660:	07dc      	lsls	r4, r3, #31
 8007662:	d504      	bpl.n	800766e <_vfiprintf_r+0x4e>
 8007664:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007668:	b01d      	add	sp, #116	; 0x74
 800766a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766e:	89ab      	ldrh	r3, [r5, #12]
 8007670:	0598      	lsls	r0, r3, #22
 8007672:	d4f7      	bmi.n	8007664 <_vfiprintf_r+0x44>
 8007674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007676:	f7fe f947 	bl	8005908 <__retarget_lock_release_recursive>
 800767a:	e7f3      	b.n	8007664 <_vfiprintf_r+0x44>
 800767c:	2300      	movs	r3, #0
 800767e:	9309      	str	r3, [sp, #36]	; 0x24
 8007680:	2320      	movs	r3, #32
 8007682:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007686:	f8cd 800c 	str.w	r8, [sp, #12]
 800768a:	2330      	movs	r3, #48	; 0x30
 800768c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007840 <_vfiprintf_r+0x220>
 8007690:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007694:	f04f 0901 	mov.w	r9, #1
 8007698:	4623      	mov	r3, r4
 800769a:	469a      	mov	sl, r3
 800769c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076a0:	b10a      	cbz	r2, 80076a6 <_vfiprintf_r+0x86>
 80076a2:	2a25      	cmp	r2, #37	; 0x25
 80076a4:	d1f9      	bne.n	800769a <_vfiprintf_r+0x7a>
 80076a6:	ebba 0b04 	subs.w	fp, sl, r4
 80076aa:	d00b      	beq.n	80076c4 <_vfiprintf_r+0xa4>
 80076ac:	465b      	mov	r3, fp
 80076ae:	4622      	mov	r2, r4
 80076b0:	4629      	mov	r1, r5
 80076b2:	4630      	mov	r0, r6
 80076b4:	f7ff ffa1 	bl	80075fa <__sfputs_r>
 80076b8:	3001      	adds	r0, #1
 80076ba:	f000 80a9 	beq.w	8007810 <_vfiprintf_r+0x1f0>
 80076be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c0:	445a      	add	r2, fp
 80076c2:	9209      	str	r2, [sp, #36]	; 0x24
 80076c4:	f89a 3000 	ldrb.w	r3, [sl]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	f000 80a1 	beq.w	8007810 <_vfiprintf_r+0x1f0>
 80076ce:	2300      	movs	r3, #0
 80076d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076d8:	f10a 0a01 	add.w	sl, sl, #1
 80076dc:	9304      	str	r3, [sp, #16]
 80076de:	9307      	str	r3, [sp, #28]
 80076e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076e4:	931a      	str	r3, [sp, #104]	; 0x68
 80076e6:	4654      	mov	r4, sl
 80076e8:	2205      	movs	r2, #5
 80076ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ee:	4854      	ldr	r0, [pc, #336]	; (8007840 <_vfiprintf_r+0x220>)
 80076f0:	f7f8 fd76 	bl	80001e0 <memchr>
 80076f4:	9a04      	ldr	r2, [sp, #16]
 80076f6:	b9d8      	cbnz	r0, 8007730 <_vfiprintf_r+0x110>
 80076f8:	06d1      	lsls	r1, r2, #27
 80076fa:	bf44      	itt	mi
 80076fc:	2320      	movmi	r3, #32
 80076fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007702:	0713      	lsls	r3, r2, #28
 8007704:	bf44      	itt	mi
 8007706:	232b      	movmi	r3, #43	; 0x2b
 8007708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800770c:	f89a 3000 	ldrb.w	r3, [sl]
 8007710:	2b2a      	cmp	r3, #42	; 0x2a
 8007712:	d015      	beq.n	8007740 <_vfiprintf_r+0x120>
 8007714:	9a07      	ldr	r2, [sp, #28]
 8007716:	4654      	mov	r4, sl
 8007718:	2000      	movs	r0, #0
 800771a:	f04f 0c0a 	mov.w	ip, #10
 800771e:	4621      	mov	r1, r4
 8007720:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007724:	3b30      	subs	r3, #48	; 0x30
 8007726:	2b09      	cmp	r3, #9
 8007728:	d94d      	bls.n	80077c6 <_vfiprintf_r+0x1a6>
 800772a:	b1b0      	cbz	r0, 800775a <_vfiprintf_r+0x13a>
 800772c:	9207      	str	r2, [sp, #28]
 800772e:	e014      	b.n	800775a <_vfiprintf_r+0x13a>
 8007730:	eba0 0308 	sub.w	r3, r0, r8
 8007734:	fa09 f303 	lsl.w	r3, r9, r3
 8007738:	4313      	orrs	r3, r2
 800773a:	9304      	str	r3, [sp, #16]
 800773c:	46a2      	mov	sl, r4
 800773e:	e7d2      	b.n	80076e6 <_vfiprintf_r+0xc6>
 8007740:	9b03      	ldr	r3, [sp, #12]
 8007742:	1d19      	adds	r1, r3, #4
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	9103      	str	r1, [sp, #12]
 8007748:	2b00      	cmp	r3, #0
 800774a:	bfbb      	ittet	lt
 800774c:	425b      	neglt	r3, r3
 800774e:	f042 0202 	orrlt.w	r2, r2, #2
 8007752:	9307      	strge	r3, [sp, #28]
 8007754:	9307      	strlt	r3, [sp, #28]
 8007756:	bfb8      	it	lt
 8007758:	9204      	strlt	r2, [sp, #16]
 800775a:	7823      	ldrb	r3, [r4, #0]
 800775c:	2b2e      	cmp	r3, #46	; 0x2e
 800775e:	d10c      	bne.n	800777a <_vfiprintf_r+0x15a>
 8007760:	7863      	ldrb	r3, [r4, #1]
 8007762:	2b2a      	cmp	r3, #42	; 0x2a
 8007764:	d134      	bne.n	80077d0 <_vfiprintf_r+0x1b0>
 8007766:	9b03      	ldr	r3, [sp, #12]
 8007768:	1d1a      	adds	r2, r3, #4
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	9203      	str	r2, [sp, #12]
 800776e:	2b00      	cmp	r3, #0
 8007770:	bfb8      	it	lt
 8007772:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007776:	3402      	adds	r4, #2
 8007778:	9305      	str	r3, [sp, #20]
 800777a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007850 <_vfiprintf_r+0x230>
 800777e:	7821      	ldrb	r1, [r4, #0]
 8007780:	2203      	movs	r2, #3
 8007782:	4650      	mov	r0, sl
 8007784:	f7f8 fd2c 	bl	80001e0 <memchr>
 8007788:	b138      	cbz	r0, 800779a <_vfiprintf_r+0x17a>
 800778a:	9b04      	ldr	r3, [sp, #16]
 800778c:	eba0 000a 	sub.w	r0, r0, sl
 8007790:	2240      	movs	r2, #64	; 0x40
 8007792:	4082      	lsls	r2, r0
 8007794:	4313      	orrs	r3, r2
 8007796:	3401      	adds	r4, #1
 8007798:	9304      	str	r3, [sp, #16]
 800779a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800779e:	4829      	ldr	r0, [pc, #164]	; (8007844 <_vfiprintf_r+0x224>)
 80077a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077a4:	2206      	movs	r2, #6
 80077a6:	f7f8 fd1b 	bl	80001e0 <memchr>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d03f      	beq.n	800782e <_vfiprintf_r+0x20e>
 80077ae:	4b26      	ldr	r3, [pc, #152]	; (8007848 <_vfiprintf_r+0x228>)
 80077b0:	bb1b      	cbnz	r3, 80077fa <_vfiprintf_r+0x1da>
 80077b2:	9b03      	ldr	r3, [sp, #12]
 80077b4:	3307      	adds	r3, #7
 80077b6:	f023 0307 	bic.w	r3, r3, #7
 80077ba:	3308      	adds	r3, #8
 80077bc:	9303      	str	r3, [sp, #12]
 80077be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c0:	443b      	add	r3, r7
 80077c2:	9309      	str	r3, [sp, #36]	; 0x24
 80077c4:	e768      	b.n	8007698 <_vfiprintf_r+0x78>
 80077c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80077ca:	460c      	mov	r4, r1
 80077cc:	2001      	movs	r0, #1
 80077ce:	e7a6      	b.n	800771e <_vfiprintf_r+0xfe>
 80077d0:	2300      	movs	r3, #0
 80077d2:	3401      	adds	r4, #1
 80077d4:	9305      	str	r3, [sp, #20]
 80077d6:	4619      	mov	r1, r3
 80077d8:	f04f 0c0a 	mov.w	ip, #10
 80077dc:	4620      	mov	r0, r4
 80077de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077e2:	3a30      	subs	r2, #48	; 0x30
 80077e4:	2a09      	cmp	r2, #9
 80077e6:	d903      	bls.n	80077f0 <_vfiprintf_r+0x1d0>
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d0c6      	beq.n	800777a <_vfiprintf_r+0x15a>
 80077ec:	9105      	str	r1, [sp, #20]
 80077ee:	e7c4      	b.n	800777a <_vfiprintf_r+0x15a>
 80077f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80077f4:	4604      	mov	r4, r0
 80077f6:	2301      	movs	r3, #1
 80077f8:	e7f0      	b.n	80077dc <_vfiprintf_r+0x1bc>
 80077fa:	ab03      	add	r3, sp, #12
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	462a      	mov	r2, r5
 8007800:	4b12      	ldr	r3, [pc, #72]	; (800784c <_vfiprintf_r+0x22c>)
 8007802:	a904      	add	r1, sp, #16
 8007804:	4630      	mov	r0, r6
 8007806:	f7fd fb9f 	bl	8004f48 <_printf_float>
 800780a:	4607      	mov	r7, r0
 800780c:	1c78      	adds	r0, r7, #1
 800780e:	d1d6      	bne.n	80077be <_vfiprintf_r+0x19e>
 8007810:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007812:	07d9      	lsls	r1, r3, #31
 8007814:	d405      	bmi.n	8007822 <_vfiprintf_r+0x202>
 8007816:	89ab      	ldrh	r3, [r5, #12]
 8007818:	059a      	lsls	r2, r3, #22
 800781a:	d402      	bmi.n	8007822 <_vfiprintf_r+0x202>
 800781c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800781e:	f7fe f873 	bl	8005908 <__retarget_lock_release_recursive>
 8007822:	89ab      	ldrh	r3, [r5, #12]
 8007824:	065b      	lsls	r3, r3, #25
 8007826:	f53f af1d 	bmi.w	8007664 <_vfiprintf_r+0x44>
 800782a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800782c:	e71c      	b.n	8007668 <_vfiprintf_r+0x48>
 800782e:	ab03      	add	r3, sp, #12
 8007830:	9300      	str	r3, [sp, #0]
 8007832:	462a      	mov	r2, r5
 8007834:	4b05      	ldr	r3, [pc, #20]	; (800784c <_vfiprintf_r+0x22c>)
 8007836:	a904      	add	r1, sp, #16
 8007838:	4630      	mov	r0, r6
 800783a:	f7fd fe29 	bl	8005490 <_printf_i>
 800783e:	e7e4      	b.n	800780a <_vfiprintf_r+0x1ea>
 8007840:	08007cb9 	.word	0x08007cb9
 8007844:	08007cc3 	.word	0x08007cc3
 8007848:	08004f49 	.word	0x08004f49
 800784c:	080075fb 	.word	0x080075fb
 8007850:	08007cbf 	.word	0x08007cbf

08007854 <__swbuf_r>:
 8007854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007856:	460e      	mov	r6, r1
 8007858:	4614      	mov	r4, r2
 800785a:	4605      	mov	r5, r0
 800785c:	b118      	cbz	r0, 8007866 <__swbuf_r+0x12>
 800785e:	6a03      	ldr	r3, [r0, #32]
 8007860:	b90b      	cbnz	r3, 8007866 <__swbuf_r+0x12>
 8007862:	f7fd ffe3 	bl	800582c <__sinit>
 8007866:	69a3      	ldr	r3, [r4, #24]
 8007868:	60a3      	str	r3, [r4, #8]
 800786a:	89a3      	ldrh	r3, [r4, #12]
 800786c:	071a      	lsls	r2, r3, #28
 800786e:	d525      	bpl.n	80078bc <__swbuf_r+0x68>
 8007870:	6923      	ldr	r3, [r4, #16]
 8007872:	b31b      	cbz	r3, 80078bc <__swbuf_r+0x68>
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	6922      	ldr	r2, [r4, #16]
 8007878:	1a98      	subs	r0, r3, r2
 800787a:	6963      	ldr	r3, [r4, #20]
 800787c:	b2f6      	uxtb	r6, r6
 800787e:	4283      	cmp	r3, r0
 8007880:	4637      	mov	r7, r6
 8007882:	dc04      	bgt.n	800788e <__swbuf_r+0x3a>
 8007884:	4621      	mov	r1, r4
 8007886:	4628      	mov	r0, r5
 8007888:	f7ff f94e 	bl	8006b28 <_fflush_r>
 800788c:	b9e0      	cbnz	r0, 80078c8 <__swbuf_r+0x74>
 800788e:	68a3      	ldr	r3, [r4, #8]
 8007890:	3b01      	subs	r3, #1
 8007892:	60a3      	str	r3, [r4, #8]
 8007894:	6823      	ldr	r3, [r4, #0]
 8007896:	1c5a      	adds	r2, r3, #1
 8007898:	6022      	str	r2, [r4, #0]
 800789a:	701e      	strb	r6, [r3, #0]
 800789c:	6962      	ldr	r2, [r4, #20]
 800789e:	1c43      	adds	r3, r0, #1
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d004      	beq.n	80078ae <__swbuf_r+0x5a>
 80078a4:	89a3      	ldrh	r3, [r4, #12]
 80078a6:	07db      	lsls	r3, r3, #31
 80078a8:	d506      	bpl.n	80078b8 <__swbuf_r+0x64>
 80078aa:	2e0a      	cmp	r6, #10
 80078ac:	d104      	bne.n	80078b8 <__swbuf_r+0x64>
 80078ae:	4621      	mov	r1, r4
 80078b0:	4628      	mov	r0, r5
 80078b2:	f7ff f939 	bl	8006b28 <_fflush_r>
 80078b6:	b938      	cbnz	r0, 80078c8 <__swbuf_r+0x74>
 80078b8:	4638      	mov	r0, r7
 80078ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078bc:	4621      	mov	r1, r4
 80078be:	4628      	mov	r0, r5
 80078c0:	f000 f806 	bl	80078d0 <__swsetup_r>
 80078c4:	2800      	cmp	r0, #0
 80078c6:	d0d5      	beq.n	8007874 <__swbuf_r+0x20>
 80078c8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80078cc:	e7f4      	b.n	80078b8 <__swbuf_r+0x64>
	...

080078d0 <__swsetup_r>:
 80078d0:	b538      	push	{r3, r4, r5, lr}
 80078d2:	4b2a      	ldr	r3, [pc, #168]	; (800797c <__swsetup_r+0xac>)
 80078d4:	4605      	mov	r5, r0
 80078d6:	6818      	ldr	r0, [r3, #0]
 80078d8:	460c      	mov	r4, r1
 80078da:	b118      	cbz	r0, 80078e4 <__swsetup_r+0x14>
 80078dc:	6a03      	ldr	r3, [r0, #32]
 80078de:	b90b      	cbnz	r3, 80078e4 <__swsetup_r+0x14>
 80078e0:	f7fd ffa4 	bl	800582c <__sinit>
 80078e4:	89a3      	ldrh	r3, [r4, #12]
 80078e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078ea:	0718      	lsls	r0, r3, #28
 80078ec:	d422      	bmi.n	8007934 <__swsetup_r+0x64>
 80078ee:	06d9      	lsls	r1, r3, #27
 80078f0:	d407      	bmi.n	8007902 <__swsetup_r+0x32>
 80078f2:	2309      	movs	r3, #9
 80078f4:	602b      	str	r3, [r5, #0]
 80078f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80078fa:	81a3      	strh	r3, [r4, #12]
 80078fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007900:	e034      	b.n	800796c <__swsetup_r+0x9c>
 8007902:	0758      	lsls	r0, r3, #29
 8007904:	d512      	bpl.n	800792c <__swsetup_r+0x5c>
 8007906:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007908:	b141      	cbz	r1, 800791c <__swsetup_r+0x4c>
 800790a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800790e:	4299      	cmp	r1, r3
 8007910:	d002      	beq.n	8007918 <__swsetup_r+0x48>
 8007912:	4628      	mov	r0, r5
 8007914:	f7ff fdce 	bl	80074b4 <_free_r>
 8007918:	2300      	movs	r3, #0
 800791a:	6363      	str	r3, [r4, #52]	; 0x34
 800791c:	89a3      	ldrh	r3, [r4, #12]
 800791e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007922:	81a3      	strh	r3, [r4, #12]
 8007924:	2300      	movs	r3, #0
 8007926:	6063      	str	r3, [r4, #4]
 8007928:	6923      	ldr	r3, [r4, #16]
 800792a:	6023      	str	r3, [r4, #0]
 800792c:	89a3      	ldrh	r3, [r4, #12]
 800792e:	f043 0308 	orr.w	r3, r3, #8
 8007932:	81a3      	strh	r3, [r4, #12]
 8007934:	6923      	ldr	r3, [r4, #16]
 8007936:	b94b      	cbnz	r3, 800794c <__swsetup_r+0x7c>
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800793e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007942:	d003      	beq.n	800794c <__swsetup_r+0x7c>
 8007944:	4621      	mov	r1, r4
 8007946:	4628      	mov	r0, r5
 8007948:	f000 f840 	bl	80079cc <__smakebuf_r>
 800794c:	89a0      	ldrh	r0, [r4, #12]
 800794e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007952:	f010 0301 	ands.w	r3, r0, #1
 8007956:	d00a      	beq.n	800796e <__swsetup_r+0x9e>
 8007958:	2300      	movs	r3, #0
 800795a:	60a3      	str	r3, [r4, #8]
 800795c:	6963      	ldr	r3, [r4, #20]
 800795e:	425b      	negs	r3, r3
 8007960:	61a3      	str	r3, [r4, #24]
 8007962:	6923      	ldr	r3, [r4, #16]
 8007964:	b943      	cbnz	r3, 8007978 <__swsetup_r+0xa8>
 8007966:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800796a:	d1c4      	bne.n	80078f6 <__swsetup_r+0x26>
 800796c:	bd38      	pop	{r3, r4, r5, pc}
 800796e:	0781      	lsls	r1, r0, #30
 8007970:	bf58      	it	pl
 8007972:	6963      	ldrpl	r3, [r4, #20]
 8007974:	60a3      	str	r3, [r4, #8]
 8007976:	e7f4      	b.n	8007962 <__swsetup_r+0x92>
 8007978:	2000      	movs	r0, #0
 800797a:	e7f7      	b.n	800796c <__swsetup_r+0x9c>
 800797c:	20000068 	.word	0x20000068

08007980 <__swhatbuf_r>:
 8007980:	b570      	push	{r4, r5, r6, lr}
 8007982:	460c      	mov	r4, r1
 8007984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007988:	2900      	cmp	r1, #0
 800798a:	b096      	sub	sp, #88	; 0x58
 800798c:	4615      	mov	r5, r2
 800798e:	461e      	mov	r6, r3
 8007990:	da0d      	bge.n	80079ae <__swhatbuf_r+0x2e>
 8007992:	89a3      	ldrh	r3, [r4, #12]
 8007994:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007998:	f04f 0100 	mov.w	r1, #0
 800799c:	bf0c      	ite	eq
 800799e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80079a2:	2340      	movne	r3, #64	; 0x40
 80079a4:	2000      	movs	r0, #0
 80079a6:	6031      	str	r1, [r6, #0]
 80079a8:	602b      	str	r3, [r5, #0]
 80079aa:	b016      	add	sp, #88	; 0x58
 80079ac:	bd70      	pop	{r4, r5, r6, pc}
 80079ae:	466a      	mov	r2, sp
 80079b0:	f000 f848 	bl	8007a44 <_fstat_r>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	dbec      	blt.n	8007992 <__swhatbuf_r+0x12>
 80079b8:	9901      	ldr	r1, [sp, #4]
 80079ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80079be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80079c2:	4259      	negs	r1, r3
 80079c4:	4159      	adcs	r1, r3
 80079c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079ca:	e7eb      	b.n	80079a4 <__swhatbuf_r+0x24>

080079cc <__smakebuf_r>:
 80079cc:	898b      	ldrh	r3, [r1, #12]
 80079ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079d0:	079d      	lsls	r5, r3, #30
 80079d2:	4606      	mov	r6, r0
 80079d4:	460c      	mov	r4, r1
 80079d6:	d507      	bpl.n	80079e8 <__smakebuf_r+0x1c>
 80079d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079dc:	6023      	str	r3, [r4, #0]
 80079de:	6123      	str	r3, [r4, #16]
 80079e0:	2301      	movs	r3, #1
 80079e2:	6163      	str	r3, [r4, #20]
 80079e4:	b002      	add	sp, #8
 80079e6:	bd70      	pop	{r4, r5, r6, pc}
 80079e8:	ab01      	add	r3, sp, #4
 80079ea:	466a      	mov	r2, sp
 80079ec:	f7ff ffc8 	bl	8007980 <__swhatbuf_r>
 80079f0:	9900      	ldr	r1, [sp, #0]
 80079f2:	4605      	mov	r5, r0
 80079f4:	4630      	mov	r0, r6
 80079f6:	f7fe ff91 	bl	800691c <_malloc_r>
 80079fa:	b948      	cbnz	r0, 8007a10 <__smakebuf_r+0x44>
 80079fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a00:	059a      	lsls	r2, r3, #22
 8007a02:	d4ef      	bmi.n	80079e4 <__smakebuf_r+0x18>
 8007a04:	f023 0303 	bic.w	r3, r3, #3
 8007a08:	f043 0302 	orr.w	r3, r3, #2
 8007a0c:	81a3      	strh	r3, [r4, #12]
 8007a0e:	e7e3      	b.n	80079d8 <__smakebuf_r+0xc>
 8007a10:	89a3      	ldrh	r3, [r4, #12]
 8007a12:	6020      	str	r0, [r4, #0]
 8007a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a18:	81a3      	strh	r3, [r4, #12]
 8007a1a:	9b00      	ldr	r3, [sp, #0]
 8007a1c:	6163      	str	r3, [r4, #20]
 8007a1e:	9b01      	ldr	r3, [sp, #4]
 8007a20:	6120      	str	r0, [r4, #16]
 8007a22:	b15b      	cbz	r3, 8007a3c <__smakebuf_r+0x70>
 8007a24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a28:	4630      	mov	r0, r6
 8007a2a:	f000 f81d 	bl	8007a68 <_isatty_r>
 8007a2e:	b128      	cbz	r0, 8007a3c <__smakebuf_r+0x70>
 8007a30:	89a3      	ldrh	r3, [r4, #12]
 8007a32:	f023 0303 	bic.w	r3, r3, #3
 8007a36:	f043 0301 	orr.w	r3, r3, #1
 8007a3a:	81a3      	strh	r3, [r4, #12]
 8007a3c:	89a3      	ldrh	r3, [r4, #12]
 8007a3e:	431d      	orrs	r5, r3
 8007a40:	81a5      	strh	r5, [r4, #12]
 8007a42:	e7cf      	b.n	80079e4 <__smakebuf_r+0x18>

08007a44 <_fstat_r>:
 8007a44:	b538      	push	{r3, r4, r5, lr}
 8007a46:	4d07      	ldr	r5, [pc, #28]	; (8007a64 <_fstat_r+0x20>)
 8007a48:	2300      	movs	r3, #0
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	4608      	mov	r0, r1
 8007a4e:	4611      	mov	r1, r2
 8007a50:	602b      	str	r3, [r5, #0]
 8007a52:	f7f9 fcf0 	bl	8001436 <_fstat>
 8007a56:	1c43      	adds	r3, r0, #1
 8007a58:	d102      	bne.n	8007a60 <_fstat_r+0x1c>
 8007a5a:	682b      	ldr	r3, [r5, #0]
 8007a5c:	b103      	cbz	r3, 8007a60 <_fstat_r+0x1c>
 8007a5e:	6023      	str	r3, [r4, #0]
 8007a60:	bd38      	pop	{r3, r4, r5, pc}
 8007a62:	bf00      	nop
 8007a64:	20000428 	.word	0x20000428

08007a68 <_isatty_r>:
 8007a68:	b538      	push	{r3, r4, r5, lr}
 8007a6a:	4d06      	ldr	r5, [pc, #24]	; (8007a84 <_isatty_r+0x1c>)
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	4604      	mov	r4, r0
 8007a70:	4608      	mov	r0, r1
 8007a72:	602b      	str	r3, [r5, #0]
 8007a74:	f7f9 fcef 	bl	8001456 <_isatty>
 8007a78:	1c43      	adds	r3, r0, #1
 8007a7a:	d102      	bne.n	8007a82 <_isatty_r+0x1a>
 8007a7c:	682b      	ldr	r3, [r5, #0]
 8007a7e:	b103      	cbz	r3, 8007a82 <_isatty_r+0x1a>
 8007a80:	6023      	str	r3, [r4, #0]
 8007a82:	bd38      	pop	{r3, r4, r5, pc}
 8007a84:	20000428 	.word	0x20000428

08007a88 <_raise_r>:
 8007a88:	291f      	cmp	r1, #31
 8007a8a:	b538      	push	{r3, r4, r5, lr}
 8007a8c:	4604      	mov	r4, r0
 8007a8e:	460d      	mov	r5, r1
 8007a90:	d904      	bls.n	8007a9c <_raise_r+0x14>
 8007a92:	2316      	movs	r3, #22
 8007a94:	6003      	str	r3, [r0, #0]
 8007a96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a9a:	bd38      	pop	{r3, r4, r5, pc}
 8007a9c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007a9e:	b112      	cbz	r2, 8007aa6 <_raise_r+0x1e>
 8007aa0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007aa4:	b94b      	cbnz	r3, 8007aba <_raise_r+0x32>
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	f000 f830 	bl	8007b0c <_getpid_r>
 8007aac:	462a      	mov	r2, r5
 8007aae:	4601      	mov	r1, r0
 8007ab0:	4620      	mov	r0, r4
 8007ab2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ab6:	f000 b817 	b.w	8007ae8 <_kill_r>
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d00a      	beq.n	8007ad4 <_raise_r+0x4c>
 8007abe:	1c59      	adds	r1, r3, #1
 8007ac0:	d103      	bne.n	8007aca <_raise_r+0x42>
 8007ac2:	2316      	movs	r3, #22
 8007ac4:	6003      	str	r3, [r0, #0]
 8007ac6:	2001      	movs	r0, #1
 8007ac8:	e7e7      	b.n	8007a9a <_raise_r+0x12>
 8007aca:	2400      	movs	r4, #0
 8007acc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	4798      	blx	r3
 8007ad4:	2000      	movs	r0, #0
 8007ad6:	e7e0      	b.n	8007a9a <_raise_r+0x12>

08007ad8 <raise>:
 8007ad8:	4b02      	ldr	r3, [pc, #8]	; (8007ae4 <raise+0xc>)
 8007ada:	4601      	mov	r1, r0
 8007adc:	6818      	ldr	r0, [r3, #0]
 8007ade:	f7ff bfd3 	b.w	8007a88 <_raise_r>
 8007ae2:	bf00      	nop
 8007ae4:	20000068 	.word	0x20000068

08007ae8 <_kill_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	4d07      	ldr	r5, [pc, #28]	; (8007b08 <_kill_r+0x20>)
 8007aec:	2300      	movs	r3, #0
 8007aee:	4604      	mov	r4, r0
 8007af0:	4608      	mov	r0, r1
 8007af2:	4611      	mov	r1, r2
 8007af4:	602b      	str	r3, [r5, #0]
 8007af6:	f7f9 fc3f 	bl	8001378 <_kill>
 8007afa:	1c43      	adds	r3, r0, #1
 8007afc:	d102      	bne.n	8007b04 <_kill_r+0x1c>
 8007afe:	682b      	ldr	r3, [r5, #0]
 8007b00:	b103      	cbz	r3, 8007b04 <_kill_r+0x1c>
 8007b02:	6023      	str	r3, [r4, #0]
 8007b04:	bd38      	pop	{r3, r4, r5, pc}
 8007b06:	bf00      	nop
 8007b08:	20000428 	.word	0x20000428

08007b0c <_getpid_r>:
 8007b0c:	f7f9 bc2c 	b.w	8001368 <_getpid>

08007b10 <_init>:
 8007b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b12:	bf00      	nop
 8007b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b16:	bc08      	pop	{r3}
 8007b18:	469e      	mov	lr, r3
 8007b1a:	4770      	bx	lr

08007b1c <_fini>:
 8007b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1e:	bf00      	nop
 8007b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b22:	bc08      	pop	{r3}
 8007b24:	469e      	mov	lr, r3
 8007b26:	4770      	bx	lr
