IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2024-11-10 00:59
Instance: uart_ram (D:\FPGA_PDS\projects\MSM_2.0\ipcore\uart_ram\uart_ram.idf)
IP: DRM Based Simple Dual Port RAM (1.6)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_uart_ram.v' ...
Copy 'ipml_sdpram_wrapper_v1_6.v.xml' ...
Compile file 'ipml_sdpram_wrapper_v1_6.v.xml' to 'uart_ram.v' ...
Found top module 'uart_ram' in file 'uart_ram.v'.
Copy 'ipml_sdpram_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_sdpram_wrapper_v1_3_tb.v.xml' to 'uart_ram_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Create template file 'uart_ram_tmpl.v' ...
Create template file 'uart_ram_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
