Timing Analyzer report for wavplayer
Fri Jan 13 03:34:21 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'sdrclk_out_clock'
 16. Slow 1200mV 85C Model Setup: 'sdram_clock'
 17. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 21. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 24. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Hold: 'sdrclk_out_clock'
 28. Slow 1200mV 85C Model Hold: 'sdram_clock'
 29. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 33. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 85C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 38. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Setup: 'sdrclk_out_clock'
 49. Slow 1200mV 0C Model Setup: 'sdram_clock'
 50. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 52. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 54. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 56. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 59. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Hold: 'sdrclk_out_clock'
 61. Slow 1200mV 0C Model Hold: 'sdram_clock'
 62. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 63. Slow 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 65. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 66. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 67. Slow 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 69. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 70. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 71. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 79. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 80. Fast 1200mV 0C Model Setup: 'sdrclk_out_clock'
 81. Fast 1200mV 0C Model Setup: 'sdram_clock'
 82. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 86. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 88. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 89. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 91. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 92. Fast 1200mV 0C Model Hold: 'sdrclk_out_clock'
 93. Fast 1200mV 0C Model Hold: 'sdram_clock'
 94. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 95. Fast 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 99. Fast 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
101. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'
102. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
103. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. Unconstrained Input Ports
120. Unconstrained Output Ports
121. Unconstrained Input Ports
122. Unconstrained Output Ports
123. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; wavplayer                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.9%      ;
;     Processor 3            ;   9.0%      ;
;     Processor 4            ;   6.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                          ;
+------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                      ; Status ; Read at                  ;
+------------------------------------------------------------------------------------+--------+--------------------------+
; c4e_pcmplay_core/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Fri Jan 13 03:34:15 2023 ;
; c4e_pcmplay_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Fri Jan 13 03:34:15 2023 ;
; c4e_pcmplay_core/synthesis/submodules/c4e_pcmplay_core_nios2_tiny_cpu.sdc          ; OK     ; Fri Jan 13 03:34:15 2023 ;
; peridot_air.sdc                                                                    ; OK     ; Fri Jan 13 03:34:15 2023 ;
+------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------+-------------------+---------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type              ; Period  ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                         ; Source                                           ; Targets                                            ;
+------------------------------------------------+-------------------+---------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+
; altera_reserved_tck                            ; Base              ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { altera_reserved_tck }                            ;
; CLOCK_50                                       ; Base              ; 20.000  ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { CLOCK_50 }                                       ;
; DVP_PCLK                                       ; Base              ; 10.416  ; 96.0 MHz   ; 0.000  ; 5.208  ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { DVP_PCLK }                                       ;
; sdram_clock                                    ; Virtual Generated ; 10.000  ; 100.0 MHz  ; 9.940  ; 14.940 ;            ; 1         ; 1           ;        ; 3.154  ;           ;            ; false    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0]   ; { }                                                ;
; sdrclk_out_clock                               ; Virtual Generated ; 10.000  ; 100.0 MHz  ; 6.786  ; 11.786 ;            ; 1         ; 1           ;        ;        ;           ;            ; false    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0]   ; { }                                                ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated         ; 10.000  ; 100.0 MHz  ; -3.214 ; 1.786  ; 50.00      ; 1         ; 2           ; -115.7 ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; Generated         ; 10.000  ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[1] } ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; Generated         ; 40.000  ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[2] } ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; Generated         ; 177.142 ; 5.65 MHz   ; 0.000  ; 88.571 ; 50.00      ; 62        ; 7           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[3] } ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated         ; 13.461  ; 74.29 MHz  ; 0.000  ; 6.730  ; 50.00      ; 35        ; 52          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated         ; 2.692   ; 371.43 MHz ; 0.000  ; 1.346  ; 50.00      ; 7         ; 52          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-------------------+---------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 76.98 MHz  ; 76.98 MHz       ; u0|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 104.2 MHz  ; 104.2 MHz       ; u0|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 108.4 MHz  ; 108.4 MHz       ; u1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 108.81 MHz ; 108.81 MHz      ; altera_reserved_tck                            ;                                                ;
; 174.89 MHz ; 174.89 MHz      ; u0|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 439.37 MHz ; 402.09 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.403   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.416   ; 0.000         ;
; sdrclk_out_clock                               ; 2.026   ; 0.000         ;
; sdram_clock                                    ; 3.251   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.236   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 27.009  ; 0.000         ;
; altera_reserved_tck                            ; 45.405  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 171.424 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.415 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.431 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.436 ; 0.000         ;
; altera_reserved_tck                            ; 0.452 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
; sdrclk_out_clock                               ; 2.655 ; 0.000         ;
; sdram_clock                                    ; 4.503 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.729   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 10.367  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 34.854  ; 0.000         ;
; altera_reserved_tck                            ; 97.440  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 173.734 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.092 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.325 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 1.673 ; 0.000         ;
; altera_reserved_tck                            ; 1.723 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 3.816 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.205  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.531  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 6.262  ; 0.000         ;
; DVP_PCLK                                       ; 6.416  ; 0.000         ;
; CLOCK_50                                       ; 9.832  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.690 ; 0.000         ;
; altera_reserved_tck                            ; 49.599 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 88.262 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.499      ;
; 0.417 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.485      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.440      ;
; 0.477 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.946      ;
; 0.482 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.941      ;
; 0.491 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.932      ;
; 0.496 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.927      ;
; 0.512 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.390      ;
; 0.528 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.374      ;
; 0.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.887      ;
; 0.541 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.882      ;
; 0.546 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.877      ;
; 0.559 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.343      ;
; 0.560 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.863      ;
; 0.576 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.326      ;
; 0.579 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 9.322      ;
; 0.586 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.837      ;
; 0.591 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.832      ;
; 0.602 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.821      ;
; 0.605 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.818      ;
; 0.607 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.816      ;
; 0.633 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.790      ;
; 0.638 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.785      ;
; 0.647 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 9.109      ;
; 0.650 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.252      ;
; 0.650 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.773      ;
; 0.653 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.769      ;
; 0.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.768      ;
; 0.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.768      ;
; 0.658 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.764      ;
; 0.671 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.752      ;
; 0.680 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.742      ;
; 0.694 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.728      ;
; 0.702 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.721      ;
; 0.705 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.197      ;
; 0.709 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 9.065      ;
; 0.714 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.188      ;
; 0.719 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.704      ;
; 0.721 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.181      ;
; 0.722 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.700      ;
; 0.724 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.699      ;
; 0.729 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.694      ;
; 0.739 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.683      ;
; 0.770 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 9.131      ;
; 0.779 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.644      ;
; 0.784 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.639      ;
; 0.788 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.635      ;
; 0.789 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.633      ;
; 0.793 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.630      ;
; 0.793 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.630      ;
; 0.795 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.628      ;
; 0.800 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.623      ;
; 0.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.617      ;
; 0.823 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.079      ;
; 0.836 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.586      ;
; 0.844 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.578      ;
; 0.848 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.575      ;
; 0.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.573      ;
; 0.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.569      ;
; 0.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.420      ; 9.565      ;
; 0.857 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.566      ;
; 0.861 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 9.041      ;
; 0.864 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.559      ;
; 0.875 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.884      ;
; 0.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.526      ;
; 0.899 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.875      ;
; 0.902 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.521      ;
; 0.909 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.990      ;
; 0.913 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.509      ;
; 0.923 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[2]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.967      ;
; 0.926 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.964      ;
; 0.927 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.495      ;
; 0.929 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.843      ;
; 0.935 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.488      ;
; 0.940 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.483      ;
; 0.942 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.818      ;
; 0.949 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.950      ;
; 0.954 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.820      ;
; 0.955 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.947      ;
; 0.963 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[2]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.927      ;
; 0.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.457      ;
; 0.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.924      ;
; 0.982 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.440      ;
; 0.991 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.431      ;
; 0.992 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[7]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.898      ;
; 0.995 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[3]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.895      ;
; 0.998 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.421      ; 9.424      ;
; 1.004 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.419      ;
; 1.011 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 8.887      ;
; 1.029 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.394      ;
; 1.032 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[7]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.858      ;
; 1.034 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.389      ;
; 1.035 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[3]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.855      ;
; 1.038 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[6]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.852      ;
; 1.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.420      ; 9.374      ;
; 1.051 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 8.847      ;
; 1.058 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.730      ;
; 1.078 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[6]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.812      ;
; 1.098 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.422      ; 9.325      ;
; 1.099 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.119     ; 8.783      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.709      ;
; 0.467 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.521      ;
; 0.592 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.859      ;
; 0.603 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.111     ; 1.846      ;
; 0.672 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.455      ;
; 0.681 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.930      ;
; 0.696 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.431      ;
; 0.717 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.410      ;
; 0.729 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.397      ;
; 0.737 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.872      ;
; 0.737 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.872      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.868      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.867      ;
; 0.772 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.215      ;
; 0.783 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.204      ;
; 0.785 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.822      ;
; 0.806 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.804      ;
; 0.818 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.792      ;
; 0.819 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.625      ;
; 0.823 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.787      ;
; 0.830 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.780      ;
; 0.831 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.779      ;
; 0.849 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.602      ;
; 0.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.574      ;
; 0.905 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.539      ;
; 0.911 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.539      ;
; 0.916 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.695      ;
; 0.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.459      ;
; 1.025 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.196     ; 1.472      ;
; 1.037 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.195     ; 1.461      ;
; 1.038 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.195     ; 1.460      ;
; 1.050 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.563      ;
; 1.051 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.460      ;
; 1.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.459      ;
; 1.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.555      ;
; 1.054 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.195     ; 1.444      ;
; 1.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.553      ;
; 1.060 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.195     ; 1.438      ;
; 1.062 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.548      ;
; 1.064 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.546      ;
; 1.065 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.195     ; 1.433      ;
; 1.066 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.196     ; 1.431      ;
; 1.068 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.542      ;
; 1.068 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.542      ;
; 1.068 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.542      ;
; 1.069 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.541      ;
; 1.069 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.541      ;
; 1.069 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.541      ;
; 1.072 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.439      ;
; 1.073 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.196     ; 1.424      ;
; 1.074 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.196     ; 1.423      ;
; 1.077 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.434      ;
; 1.077 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.196     ; 1.420      ;
; 1.078 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.196     ; 1.419      ;
; 1.084 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.427      ;
; 1.087 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.195     ; 1.411      ;
; 1.087 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.424      ;
; 1.088 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.423      ;
; 1.088 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.423      ;
; 1.089 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.422      ;
; 1.097 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.515      ;
; 1.109 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.402      ;
; 1.112 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.399      ;
; 1.132 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.478      ;
; 1.190 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.422      ;
; 1.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.417      ;
; 1.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.417      ;
; 1.202 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.409      ;
; 1.204 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.407      ;
; 1.211 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.400      ;
; 1.217 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.396      ;
; 1.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.385      ;
; 1.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.387      ;
; 1.228 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.384      ;
; 1.233 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.196     ; 1.264      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.196     ; 1.263      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.274      ;
; 1.248 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.263      ;
; 1.248 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.263      ;
; 1.258 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.354      ;
; 1.262 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.349      ;
; 1.280 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.332      ;
; 1.299 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.313      ;
; 1.380 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.232      ;
; 1.386 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.225      ;
; 1.405 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.206      ;
; 1.420 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.195     ; 1.078      ;
; 1.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.186      ;
; 1.426 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.184      ;
; 1.427 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.183      ;
; 1.429 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.181      ;
; 1.430 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.180      ;
; 1.431 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.179      ;
; 1.442 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.169      ;
; 1.444 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.167      ;
; 1.452 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.195     ; 1.046      ;
; 1.496 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.115      ;
; 1.496 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.115      ;
; 1.514 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.097      ;
; 1.515 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.096      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdrclk_out_clock'                                                                                                                                  ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.026 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 3.631      ; 6.605      ;
; 6.846 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 3.631      ; 6.785      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_clock'                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.251 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.277     ; 4.812      ;
; 3.259 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.269     ; 4.812      ;
; 3.262 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.266     ; 4.812      ;
; 3.262 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.266     ; 4.812      ;
; 3.554 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.277     ; 4.509      ;
; 3.556 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.275     ; 4.509      ;
; 3.556 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.275     ; 4.509      ;
; 3.556 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.275     ; 4.509      ;
; 3.558 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.305     ; 4.477      ;
; 3.558 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.305     ; 4.477      ;
; 3.558 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.305     ; 4.477      ;
; 3.558 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.305     ; 4.477      ;
; 3.559 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.272     ; 4.509      ;
; 3.561 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.477      ;
; 3.561 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.477      ;
; 3.561 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.477      ;
; 3.561 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.477      ;
; 3.563 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.300     ; 4.477      ;
; 3.563 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.300     ; 4.477      ;
; 3.563 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.300     ; 4.477      ;
; 3.564 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.299     ; 4.477      ;
; 3.564 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.299     ; 4.477      ;
; 3.566 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.297     ; 4.477      ;
; 3.566 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.297     ; 4.477      ;
; 3.566 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.297     ; 4.477      ;
; 3.566 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.297     ; 4.477      ;
; 3.567 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.296     ; 4.477      ;
; 3.567 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.296     ; 4.477      ;
; 3.567 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.296     ; 4.477      ;
; 3.569 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.294     ; 4.477      ;
; 3.569 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.294     ; 4.477      ;
; 3.570 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.293     ; 4.477      ;
; 3.570 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.293     ; 4.477      ;
; 3.570 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.293     ; 4.477      ;
; 3.571 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.292     ; 4.477      ;
; 3.572 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.291     ; 4.477      ;
; 3.572 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.291     ; 4.477      ;
; 3.877 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.310     ; 4.153      ;
; 3.877 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.310     ; 4.153      ;
; 3.879 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.308     ; 4.153      ;
; 3.879 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.308     ; 4.153      ;
; 3.879 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.308     ; 4.153      ;
; 3.880 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.307     ; 4.153      ;
; 3.883 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.304     ; 4.153      ;
; 3.883 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.304     ; 4.153      ;
; 3.885 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.153      ;
; 3.885 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.153      ;
; 3.886 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.301     ; 4.153      ;
; 3.886 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.301     ; 4.153      ;
; 3.886 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.301     ; 4.153      ;
; 3.887 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.300     ; 4.153      ;
; 3.888 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.299     ; 4.153      ;
; 3.888 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.299     ; 4.153      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.236 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.706      ;
; 4.236 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.706      ;
; 4.276 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.666      ;
; 4.276 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.666      ;
; 4.294 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 8.715      ;
; 4.314 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 8.695      ;
; 4.344 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.598      ;
; 4.344 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.598      ;
; 4.455 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.454     ; 8.553      ;
; 4.466 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.476      ;
; 4.466 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.476      ;
; 4.474 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.468      ;
; 4.474 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.468      ;
; 4.501 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.454     ; 8.507      ;
; 4.514 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.428      ;
; 4.514 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.428      ;
; 4.560 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 8.450      ;
; 4.582 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.360      ;
; 4.582 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.360      ;
; 4.643 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.299      ;
; 4.643 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.299      ;
; 4.657 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.285      ;
; 4.657 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.285      ;
; 4.658 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[20]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 8.352      ;
; 4.658 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[148] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 8.352      ;
; 4.672 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.708      ;
; 4.683 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.259      ;
; 4.683 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.259      ;
; 4.697 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.245      ;
; 4.697 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.245      ;
; 4.702 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.678      ;
; 4.704 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.238      ;
; 4.704 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.238      ;
; 4.705 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[108] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 8.305      ;
; 4.729 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[92]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 8.280      ;
; 4.737 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.205      ;
; 4.737 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.205      ;
; 4.751 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.191      ;
; 4.751 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.191      ;
; 4.761 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 8.249      ;
; 4.801 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.141      ;
; 4.801 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.141      ;
; 4.805 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.137      ;
; 4.805 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.137      ;
; 4.822 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.120      ;
; 4.822 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.120      ;
; 4.841 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.101      ;
; 4.841 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.101      ;
; 4.864 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.078      ;
; 4.864 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.078      ;
; 4.873 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.069      ;
; 4.873 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.069      ;
; 4.884 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.058      ;
; 4.884 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.058      ;
; 4.885 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[12]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.468     ; 8.109      ;
; 4.905 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[121] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.470     ; 8.087      ;
; 4.906 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[129] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.470     ; 8.086      ;
; 4.909 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.033      ;
; 4.909 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.033      ;
; 4.927 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.015      ;
; 4.927 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 8.015      ;
; 4.930 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[204] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 8.079      ;
; 4.931 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[76]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 8.078      ;
; 4.943 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.999      ;
; 4.943 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.999      ;
; 4.983 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.959      ;
; 4.983 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.959      ;
; 5.013 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.929      ;
; 5.013 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.929      ;
; 5.022 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.359      ;
; 5.026 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.355      ;
; 5.031 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.911      ;
; 5.031 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.911      ;
; 5.042 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[23]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 7.968      ;
; 5.051 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.891      ;
; 5.051 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.891      ;
; 5.053 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.889      ;
; 5.053 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.889      ;
; 5.053 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.889      ;
; 5.053 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.889      ;
; 5.060 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.882      ;
; 5.060 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.882      ;
; 5.061 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[220] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 7.948      ;
; 5.061 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[164] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 7.948      ;
; 5.063 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[36]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 7.946      ;
; 5.067 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[100] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 7.943      ;
; 5.069 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[38]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 7.940      ;
; 5.087 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[60]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.454     ; 7.921      ;
; 5.096 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[28]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 7.914      ;
; 5.098 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[156] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.452     ; 7.912      ;
; 5.100 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.842      ;
; 5.100 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.842      ;
; 5.101 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[180] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.454     ; 7.907      ;
; 5.103 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[52]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.454     ; 7.905      ;
; 5.118 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.824      ;
; 5.118 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.824      ;
; 5.120 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[161] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.453     ; 7.889      ;
; 5.120 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[187] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.454     ; 7.888      ;
; 5.121 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.821      ;
; 5.121 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.271     ; 7.821      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 27.009 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 12.911     ;
; 27.009 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 12.911     ;
; 27.009 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 12.911     ;
; 27.009 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 12.911     ;
; 27.009 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 12.911     ;
; 27.038 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 12.887     ;
; 27.038 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 12.887     ;
; 27.038 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 12.887     ;
; 27.038 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 12.887     ;
; 27.038 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 12.887     ;
; 27.334 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 12.590     ;
; 27.334 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 12.590     ;
; 27.334 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 12.590     ;
; 27.334 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 12.590     ;
; 27.334 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 12.590     ;
; 27.360 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.556     ;
; 27.360 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.556     ;
; 27.360 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.556     ;
; 27.360 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.556     ;
; 27.360 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.556     ;
; 27.360 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.556     ;
; 27.360 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.556     ;
; 27.389 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.532     ;
; 27.389 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.532     ;
; 27.389 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.532     ;
; 27.389 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.532     ;
; 27.389 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.532     ;
; 27.389 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.532     ;
; 27.389 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.532     ;
; 27.394 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.522     ;
; 27.394 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.522     ;
; 27.394 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.522     ;
; 27.394 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.522     ;
; 27.394 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.522     ;
; 27.407 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.509     ;
; 27.407 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.509     ;
; 27.407 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.509     ;
; 27.407 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.509     ;
; 27.407 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.509     ;
; 27.407 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.509     ;
; 27.407 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.509     ;
; 27.407 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.509     ;
; 27.423 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.498     ;
; 27.423 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.498     ;
; 27.423 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.498     ;
; 27.423 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.498     ;
; 27.423 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.498     ;
; 27.436 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.485     ;
; 27.436 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.485     ;
; 27.436 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.485     ;
; 27.436 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.485     ;
; 27.436 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.485     ;
; 27.436 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.485     ;
; 27.436 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.485     ;
; 27.436 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.485     ;
; 27.486 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 12.446     ;
; 27.486 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 12.446     ;
; 27.486 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 12.446     ;
; 27.486 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 12.446     ;
; 27.486 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 12.446     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.498 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.418     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.394     ;
; 27.536 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.380     ;
; 27.536 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.380     ;
; 27.536 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.380     ;
; 27.536 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.380     ;
; 27.536 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.380     ;
; 27.536 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.380     ;
; 27.536 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.380     ;
; 27.536 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.380     ;
; 27.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.356     ;
; 27.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.356     ;
; 27.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.356     ;
; 27.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.356     ;
; 27.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.356     ;
; 27.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.356     ;
; 27.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.356     ;
; 27.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.356     ;
; 27.597 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[20]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.319     ;
; 27.597 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[10]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 12.319     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 4.705      ;
; 45.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 4.425      ;
; 45.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 4.241      ;
; 45.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 4.229      ;
; 45.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 4.226      ;
; 46.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 4.041      ;
; 46.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.707      ;
; 46.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.204      ;
; 46.948 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 3.169      ;
; 47.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.102      ;
; 47.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.646      ;
; 47.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.612      ;
; 47.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.511      ;
; 94.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.628      ;
; 94.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.628      ;
; 94.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.502      ;
; 94.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.411      ;
; 94.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.411      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.326      ;
; 94.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.275      ;
; 94.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.275      ;
; 94.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.275      ;
; 94.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.255      ;
; 94.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.255      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.109      ;
; 94.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.097      ;
; 94.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.058      ;
; 94.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.058      ;
; 94.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.058      ;
; 94.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.024      ;
; 94.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.009      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.952      ;
; 94.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.940      ;
; 94.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.940      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.901      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.901      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.901      ;
; 95.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.868      ;
; 95.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.857      ;
; 95.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.857      ;
; 95.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.857      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.789      ;
; 95.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.726      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.690      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.610      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 171.424 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.350      ; 6.069      ;
; 171.425 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.350      ; 6.068      ;
; 171.435 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.350      ; 6.058      ;
; 171.599 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.895      ;
; 171.600 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.894      ;
; 171.610 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.884      ;
; 171.628 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.434      ;
; 171.629 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.433      ;
; 171.647 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.350      ; 5.846      ;
; 171.648 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.350      ; 5.845      ;
; 171.651 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.846      ;
; 171.652 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.845      ;
; 171.658 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.350      ; 5.835      ;
; 171.662 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.835      ;
; 171.668 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.394      ;
; 171.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.314      ;
; 171.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.314      ;
; 171.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.314      ;
; 171.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.314      ;
; 171.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.314      ;
; 171.774 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.287      ;
; 171.774 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.287      ;
; 171.774 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.287      ;
; 171.774 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.287      ;
; 171.774 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.287      ;
; 171.774 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.287      ;
; 171.803 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.260      ;
; 171.804 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.259      ;
; 171.843 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.220      ;
; 171.849 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.098     ; 5.196      ;
; 171.850 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.098     ; 5.195      ;
; 171.851 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.211      ;
; 171.852 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.210      ;
; 171.855 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 5.211      ;
; 171.856 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 5.210      ;
; 171.860 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.098     ; 5.185      ;
; 171.868 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.111     ; 5.164      ;
; 171.869 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.111     ; 5.163      ;
; 171.879 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.111     ; 5.153      ;
; 171.891 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.242      ; 5.541      ;
; 171.891 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.171      ;
; 171.895 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 5.171      ;
; 171.919 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.098     ; 5.126      ;
; 171.920 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.244      ; 5.514      ;
; 171.920 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.098     ; 5.125      ;
; 171.923 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.140      ;
; 171.923 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.140      ;
; 171.923 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.140      ;
; 171.923 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.140      ;
; 171.923 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.140      ;
; 171.930 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.098     ; 5.115      ;
; 171.943 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.244      ; 5.491      ;
; 171.949 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.113      ;
; 171.949 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.113      ;
; 171.949 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.113      ;
; 171.949 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.113      ;
; 171.949 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.113      ;
; 171.949 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.113      ;
; 171.956 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.538      ;
; 171.957 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.537      ;
; 171.967 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.527      ;
; 171.967 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.527      ;
; 171.968 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.526      ;
; 171.971 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.091      ;
; 171.971 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.091      ;
; 171.971 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.091      ;
; 171.971 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.091      ;
; 171.971 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.091      ;
; 171.975 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 5.091      ;
; 171.975 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 5.091      ;
; 171.975 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 5.091      ;
; 171.975 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 5.091      ;
; 171.975 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 5.091      ;
; 171.976 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.521      ;
; 171.977 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.520      ;
; 171.978 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.351      ; 5.516      ;
; 171.987 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.510      ;
; 171.997 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.064      ;
; 171.997 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.064      ;
; 171.997 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.064      ;
; 171.997 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.064      ;
; 171.997 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.064      ;
; 171.997 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.082     ; 5.064      ;
; 172.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 5.064      ;
; 172.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 5.064      ;
; 172.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 5.064      ;
; 172.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 5.064      ;
; 172.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 5.064      ;
; 172.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 5.064      ;
; 172.016 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.111     ; 5.016      ;
; 172.017 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.111     ; 5.015      ;
; 172.019 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.478      ;
; 172.020 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.477      ;
; 172.027 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.111     ; 5.005      ;
; 172.030 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 5.467      ;
; 172.053 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.529     ; 4.561      ;
; 172.054 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.231      ; 5.367      ;
; 172.054 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.529     ; 4.560      ;
; 172.072 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.542     ; 4.529      ;
; 172.073 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.542     ; 4.528      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.415 ; audiobar:u_bar|hsync_dly_reg[0]                                                                                                                                               ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.159      ;
; 0.445 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.180      ;
; 0.445 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.181      ;
; 0.446 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.181      ;
; 0.446 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.182      ;
; 0.451 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                          ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|request_reg                                                                                                                                                      ; hdmi_tx:u_tx|request_reg                                                                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.181      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.182      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                                ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                                ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audiobar:u_bar|linecount_reg[1]                                                                                                                                               ; audiobar:u_bar|linecount_reg[1]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.461 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.188      ;
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                               ; audiobar:u_bar|linecount_reg[0]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.205      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.206      ;
; 0.478 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.205      ;
; 0.480 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.207      ;
; 0.480 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.794      ;
; 0.481 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][20]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.246      ;
; 0.481 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.795      ;
; 0.483 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.797      ;
; 0.484 ; audiobar:u_bar|vsync_dly_reg[0]                                                                                                                                               ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.237      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.213      ;
; 0.486 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][18]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.251      ;
; 0.486 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.487 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][22]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.252      ;
; 0.498 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[6]                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[41]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[53]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[53]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[52]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                           ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[3]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[2]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[16]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[15]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[33]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[47]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[51]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[50]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[55]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[62]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[61]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[13]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[16]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[26]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[25]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[38]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[40]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9]  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.229      ;
; 0.502 ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; hdmi_tx:u_tx|active_reg[15]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[14]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.431 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|wr_address                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|wr_address                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.437 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[0]                                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~porta_address_reg0                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.165      ;
; 0.451 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                       ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                             ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|MonDReg[8] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|MonDReg[8] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|state.SDI                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|state.SDI                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000100                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000100                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000001                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000001                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_count[2]                                                                                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_count[2]                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_state.101                                                                                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_state.101                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_next.101                                                                                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_next.101                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_next.000                                                                                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_next.000                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_state.000                                                                                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_state.000                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sdo_reg                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sdo_reg                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sck_reg                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sck_reg                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.466 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.758      ;
; 0.483 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.794      ;
; 0.484 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.795      ;
; 0.485 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.795      ;
; 0.502 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.523 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.177      ;
; 0.525 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.818      ;
; 0.528 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.182      ;
; 0.543 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.197      ;
; 0.550 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.843      ;
; 0.566 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.220      ;
; 0.582 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.236      ;
; 0.626 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.919      ;
; 0.656 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.949      ;
; 0.674 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.967      ;
; 0.683 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.994      ;
; 0.684 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.994      ;
; 0.684 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.978      ;
; 0.694 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.987      ;
; 0.700 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.992      ;
; 0.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.994      ;
; 0.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.016      ;
; 0.727 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.018      ;
; 0.738 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.032      ;
; 0.746 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.042      ;
; 0.754 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.047      ;
; 0.767 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.769 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.062      ;
; 0.772 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.082      ;
; 0.775 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.067      ;
; 0.779 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.089      ;
; 0.779 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.072      ;
; 0.781 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.074      ;
; 0.789 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.082      ;
; 0.801 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.455      ;
; 0.815 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.469      ;
; 0.815 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.108      ;
; 0.871 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.525      ;
; 0.872 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.526      ;
; 0.896 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.550      ;
; 0.899 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.551      ;
; 0.900 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.552      ;
; 0.907 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.561      ;
; 0.909 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.561      ;
; 0.916 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.568      ;
; 0.924 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.578      ;
; 0.929 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.581      ;
; 0.929 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.529      ; 1.670      ;
; 0.930 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.584      ;
; 0.930 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.584      ;
; 0.942 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.233      ;
; 0.944 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.529      ; 1.685      ;
; 0.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.529      ; 1.686      ;
; 0.955 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.607      ;
; 0.976 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.269      ;
; 0.982 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.273      ;
; 0.982 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.275      ;
; 0.986 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.351     ; 0.847      ;
; 0.987 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.641      ;
; 0.987 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.280      ;
; 0.994 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.287      ;
; 1.014 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.307      ;
; 1.019 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.031     ; 1.242      ;
; 1.060 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.529      ; 1.801      ;
; 1.070 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.529      ; 1.811      ;
; 1.071 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.364      ;
; 1.071 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.529      ; 1.812      ;
; 1.072 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.351     ; 0.933      ;
; 1.096 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.389      ;
; 1.097 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.390      ;
; 1.101 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.394      ;
; 1.109 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.401      ;
; 1.111 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.403      ;
; 1.118 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.410      ;
; 1.141 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.795      ;
; 1.145 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.351     ; 1.006      ;
; 1.148 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.351     ; 1.009      ;
; 1.157 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.811      ;
; 1.169 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.821      ;
; 1.183 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.476      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.777      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.510 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.822      ;
; 0.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.928      ;
; 0.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.928      ;
; 0.667 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.960      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.964      ;
; 0.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.968      ;
; 0.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.968      ;
; 0.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.970      ;
; 0.679 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.100                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.971      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.974      ;
; 0.686 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.010                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.978      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.984      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.985      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.995      ;
; 0.704 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.997      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.000      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.002      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.015      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.016      ;
; 0.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.035      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.039      ;
; 0.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.042      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.050      ;
; 0.766 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.064      ;
; 0.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.068      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                               ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                                 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                                ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.482 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.794      ;
; 0.484 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.777      ;
; 0.495 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.787      ;
; 0.498 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.791      ;
; 0.500 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                                                                      ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[6]                                                                                   ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[27]                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[11]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[12]                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[12]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]                                                                                                                                                     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[26]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[31]                                                                                      ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                                                                                                     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[31]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[30]                                                                                      ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.507 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.802      ;
; 0.525 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.587 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 0.987      ;
; 0.615 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 1.015      ;
; 0.622 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.035      ;
; 0.622 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.035      ;
; 0.636 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.035      ;
; 0.637 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.036      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.938      ;
; 0.644 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.669 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.963      ;
; 0.690 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.984      ;
; 0.696 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.991      ;
; 0.706 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.000      ;
; 0.710 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.004      ;
; 0.712 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.006      ;
; 0.719 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.013      ;
; 0.721 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.015      ;
; 0.724 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.018      ;
; 0.738 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.032      ;
; 0.740 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.759 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.053      ;
; 0.770 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.183      ;
; 0.787 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.084      ;
; 0.820 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.233      ;
; 0.828 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.241      ;
; 0.831 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.244      ;
; 0.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 1.232      ;
; 0.846 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.141      ;
; 0.851 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 1.251      ;
; 0.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.157      ;
; 0.866 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.279      ;
; 0.868 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.281      ;
; 0.868 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.162      ;
; 0.869 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.282      ;
; 0.869 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.163      ;
; 0.871 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.284      ;
; 0.873 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.286      ;
; 0.877 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.290      ;
; 0.879 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.278      ;
; 0.883 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.282      ;
; 0.883 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.282      ;
; 0.885 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.284      ;
; 0.886 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 1.286      ;
; 0.887 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.286      ;
; 0.887 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 1.287      ;
; 0.901 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.196      ;
; 0.913 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.326      ;
; 0.914 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.327      ;
; 0.926 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 1.326      ;
; 0.926 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 1.326      ;
; 0.929 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.224      ;
; 0.940 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.339      ;
; 0.941 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.235      ;
; 0.949 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.244      ;
; 0.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.252      ;
; 0.980 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.125      ;
; 0.984 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.279      ;
; 0.984 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.279      ;
; 0.987 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.132      ;
; 0.987 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.282      ;
; 0.988 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.282      ;
; 1.033 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.326      ;
; 1.033 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.326      ;
; 1.067 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.360      ;
; 1.086 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.379      ;
; 1.110 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.264      ;
; 1.125 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.420      ;
; 1.153 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.446      ;
; 1.156 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.449      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.655 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 3.877      ; 6.532      ;
; 7.478 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 3.877      ; 6.355      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_clock'                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 4.503 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.104      ; 3.617      ;
; 4.503 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.104      ; 3.617      ;
; 4.504 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.103      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.507 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.100      ; 3.617      ;
; 4.507 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.100      ; 3.617      ;
; 4.510 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.097      ; 3.617      ;
; 4.511 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.096      ; 3.617      ;
; 4.511 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.096      ; 3.617      ;
; 4.512 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.095      ; 3.617      ;
; 4.513 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.094      ; 3.617      ;
; 4.513 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.094      ; 3.617      ;
; 4.902 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.112      ; 4.024      ;
; 4.902 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.112      ; 4.024      ;
; 4.903 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.111      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.906 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.108      ; 4.024      ;
; 4.906 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.108      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.909 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.105      ; 4.024      ;
; 4.909 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.105      ; 4.024      ;
; 4.910 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.104      ; 4.024      ;
; 4.910 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.104      ; 4.024      ;
; 4.911 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.103      ; 4.024      ;
; 4.912 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 4.024      ;
; 4.912 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 4.024      ;
; 4.912 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 4.024      ;
; 4.912 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 4.024      ;
; 4.915 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.099      ; 4.024      ;
; 4.915 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.099      ; 4.024      ;
; 4.915 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.099      ; 4.024      ;
; 4.915 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.099      ; 4.024      ;
; 4.935 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.131      ; 4.076      ;
; 4.938 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.128      ; 4.076      ;
; 4.939 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.127      ; 4.076      ;
; 4.939 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.127      ; 4.076      ;
; 4.940 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.126      ; 4.076      ;
; 5.157 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.136      ; 4.303      ;
; 5.157 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.136      ; 4.303      ;
; 5.160 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.133      ; 4.303      ;
; 5.167 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.126      ; 4.303      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.729 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[7]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 4.926      ;
; 4.729 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[6]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.209     ; 4.923      ;
; 4.729 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[5]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.209     ; 4.923      ;
; 4.729 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[4]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.927      ;
; 4.729 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[3]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.927      ;
; 4.729 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[2]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.928      ;
; 4.729 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[1]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 4.929      ;
; 4.729 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[0]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 4.929      ;
; 4.732 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[10]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 4.923      ;
; 4.735 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[14]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.921      ;
; 4.735 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[15]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.921      ;
; 4.735 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[9]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.921      ;
; 4.735 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[8]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.921      ;
; 4.736 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[13]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.920      ;
; 4.736 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[12]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.918      ;
; 4.736 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[11]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.918      ;
; 4.775 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.140     ; 5.086      ;
; 4.775 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.140     ; 5.086      ;
; 4.776 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.140     ; 5.085      ;
; 4.776 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 5.079      ;
; 4.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 5.059      ;
; 4.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 5.058      ;
; 4.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 5.058      ;
; 4.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 5.058      ;
; 4.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 5.058      ;
; 4.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 5.058      ;
; 4.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 5.058      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.955      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.955      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.954      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.953      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.953      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.949      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.949      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.952      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 4.958      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 4.958      ;
; 4.810 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.952      ;
; 4.813 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.949      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.950      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.947      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.947      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.947      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.947      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.950      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.950      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.950      ;
; 4.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.950      ;
; 4.817 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.944      ;
; 4.817 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.944      ;
; 4.817 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.946      ;
; 4.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 4.872      ;
; 4.874 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.863      ;
; 4.875 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.137     ; 4.859      ;
; 4.875 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.137     ; 4.859      ;
; 4.888 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 4.856      ;
; 4.888 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 4.856      ;
; 4.891 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.123     ; 4.857      ;
; 4.894 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 4.855      ;
; 4.894 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 4.855      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[14]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[13]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[12]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[11]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[10]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[9]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[8]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[7]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[6]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[5]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[4]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[3]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[2]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[1]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.904 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 4.581      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[14]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[13]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[12]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[11]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[10]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[9]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[8]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[7]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[6]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[5]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[4]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[3]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[2]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[1]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.917 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 4.565      ;
; 4.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.749      ;
; 4.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.749      ;
; 4.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.748      ;
; 4.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.747      ;
; 4.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.747      ;
; 4.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.743      ;
; 4.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.743      ;
; 4.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.746      ;
; 4.994 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.743      ;
; 4.997 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.741      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 10.367 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.994      ;
; 10.367 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.994      ;
; 10.367 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.994      ;
; 10.367 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.994      ;
; 10.367 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.994      ;
; 10.367 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.994      ;
; 10.374 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.987      ;
; 10.374 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.987      ;
; 10.374 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.987      ;
; 10.374 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.987      ;
; 10.374 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.987      ;
; 10.374 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.987      ;
; 10.374 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.987      ;
; 10.374 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.987      ;
; 10.586 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 2.799      ;
; 10.586 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 2.799      ;
; 10.600 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.235      ; 3.012      ;
; 10.600 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.235      ; 3.012      ;
; 10.600 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.235      ; 3.012      ;
; 10.600 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.235      ; 3.012      ;
; 10.620 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.235      ; 2.992      ;
; 10.620 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.235      ; 2.992      ;
; 10.620 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.235      ; 2.992      ;
; 10.620 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.235      ; 2.992      ;
; 10.652 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.234      ; 2.959      ;
; 10.652 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.234      ; 2.959      ;
; 10.652 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.234      ; 2.959      ;
; 10.652 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.234      ; 2.959      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.724      ;
; 10.737 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.242      ; 3.014      ;
; 10.757 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.242      ; 2.994      ;
; 10.789 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.241      ; 2.961      ;
; 10.862 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.517      ;
; 10.862 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.517      ;
; 10.862 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.517      ;
; 10.862 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.517      ;
; 10.862 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.517      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.497      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.898 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 2.483      ;
; 10.938 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.423      ;
; 10.938 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.423      ;
; 10.938 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.423      ;
; 10.938 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.423      ;
; 10.938 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.423      ;
; 10.938 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.423      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.416      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.416      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.416      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.416      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.416      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.416      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.416      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 2.416      ;
; 11.058 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.231      ; 2.550      ;
; 11.058 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.231      ; 2.550      ;
; 11.058 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.231      ; 2.550      ;
; 11.058 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.231      ; 2.550      ;
; 11.155 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 2.230      ;
; 11.155 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 2.230      ;
; 11.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.238      ; 2.552      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.249 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.130      ;
; 11.482 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 1.897      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.854 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 5.061      ;
; 34.854 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 5.061      ;
; 34.854 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 5.061      ;
; 34.856 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.062      ;
; 34.856 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.062      ;
; 34.856 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.062      ;
; 34.856 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.062      ;
; 34.856 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.062      ;
; 34.856 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.062      ;
; 34.857 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.061      ;
; 34.857 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.061      ;
; 34.857 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.061      ;
; 34.857 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.061      ;
; 34.857 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 5.061      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[0]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[1]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[21]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[25]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[11]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[10]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[10]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[9]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[8]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[7]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[6]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[1]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[8]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.068      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.068      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.068      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.068      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.069      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[2]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.069      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.068      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.069      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[1]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.068      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[4]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.069      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[5]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.069      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.069      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.073      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.066      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.066      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.066      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.066      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.066      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.066      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.066      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.066      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.858 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.065      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[5]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[4]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[3]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[2]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.073      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 5.069      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 5.069      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 5.069      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 5.069      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 5.069      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 5.069      ;
; 34.859 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 5.069      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.059      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.059      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.064      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.064      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[2]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.059      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.059      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.064      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|read_latency_shift_reg[0]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.064      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.064      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.064      ;
; 34.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.064      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.480      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.452      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.452      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.452      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.205      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.154      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.154      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.154      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.133      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.133      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.133      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.133      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.331      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.749 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.077     ; 3.317      ;
; 173.779 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.286      ;
; 173.779 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.286      ;
; 173.779 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.286      ;
; 173.779 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.286      ;
; 173.779 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.286      ;
; 173.779 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 3.286      ;
; 174.211 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 3.286      ;
; 174.211 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 3.286      ;
; 174.211 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 3.286      ;
; 174.211 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 3.286      ;
; 174.211 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 3.286      ;
; 174.211 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 3.286      ;
; 174.211 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.354      ; 3.286      ;
; 174.518 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.247      ; 2.919      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.569 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.366      ; 2.940      ;
; 174.890 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.248      ; 2.548      ;
; 174.891 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.248      ; 2.547      ;
; 174.900 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.246      ; 2.536      ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.092 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.918      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.496 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.791      ;
; 1.496 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.791      ;
; 1.496 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.791      ;
; 1.496 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.791      ;
; 1.496 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.791      ;
; 1.666 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.267      ;
; 1.666 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.267      ;
; 1.666 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.267      ;
; 1.666 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.267      ;
; 1.680 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.329      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.701 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.995      ;
; 1.769 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.066      ;
; 1.769 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.066      ;
; 1.958 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.233      ;
; 1.958 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.233      ;
; 1.958 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.233      ;
; 1.958 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.233      ;
; 1.958 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.233      ;
; 1.958 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.233      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.242      ;
; 1.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.242      ;
; 1.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.242      ;
; 1.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.242      ;
; 1.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.242      ;
; 1.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.242      ;
; 1.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.242      ;
; 1.966 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.242      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.274      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 1.983 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.275      ;
; 2.017 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 2.621      ;
; 2.017 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 2.621      ;
; 2.017 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 2.621      ;
; 2.017 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 2.621      ;
; 2.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.683      ;
; 2.065 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.670      ;
; 2.065 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.670      ;
; 2.065 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.670      ;
; 2.065 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.670      ;
; 2.076 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.681      ;
; 2.076 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.681      ;
; 2.076 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.681      ;
; 2.076 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.681      ;
; 2.079 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.732      ;
; 2.090 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.743      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[2]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[0]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[1]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.325 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.619      ;
; 1.352 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.643      ;
; 1.352 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[8]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.643      ;
; 1.352 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_writedata[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.643      ;
; 1.352 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[9]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.643      ;
; 1.352 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[8]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.643      ;
; 1.537 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.328      ;
; 1.537 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.328      ;
; 1.537 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.328      ;
; 1.537 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.328      ;
; 1.537 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[5]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.328      ;
; 1.537 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.328      ;
; 1.587 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.875      ;
; 1.587 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[23]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.875      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[14]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[17]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[18]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[13]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[12]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[15]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[11]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[29]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[27]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.694 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.991      ;
; 1.694 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.991      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[0]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[0]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[1]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[4]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[6]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[9]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[0]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[4]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[1]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.771 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[9]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.061      ;
; 1.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.071      ;
; 1.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.071      ;
; 1.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.071      ;
; 1.777 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.071      ;
; 1.787 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.079      ;
; 1.787 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[4]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.079      ;
; 1.787 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.079      ;
; 1.787 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.079      ;
; 1.787 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.079      ;
; 1.787 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[0]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.079      ;
; 1.958 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.252      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.970 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[10]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.263      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.278      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[22]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[21]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[20]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[19]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[18]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[17]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[16]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[15]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[14]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 1.990 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[13]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.261      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.673 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.415      ; 2.342      ;
; 1.674 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.415      ; 2.343      ;
; 1.675 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.401      ; 2.330      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 1.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.557      ; 2.686      ;
; 2.003 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.415      ; 2.672      ;
; 2.257 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.544      ; 3.013      ;
; 2.257 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.544      ; 3.013      ;
; 2.257 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.544      ; 3.013      ;
; 2.257 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.544      ; 3.013      ;
; 2.257 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.544      ; 3.013      ;
; 2.257 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.544      ; 3.013      ;
; 2.257 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.544      ; 3.013      ;
; 2.706 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 3.013      ;
; 2.706 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 3.013      ;
; 2.706 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 3.013      ;
; 2.706 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 3.013      ;
; 2.706 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 3.013      ;
; 2.706 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 3.013      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.721 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 3.027      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
; 2.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 3.036      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.017      ;
; 1.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.017      ;
; 1.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.017      ;
; 1.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.017      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.038      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.047      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.047      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.047      ;
; 1.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.283      ;
; 2.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.329      ;
; 2.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.329      ;
; 2.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.329      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.816 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[17]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.582      ; 4.610      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|do_start_rx                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_clk_en                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|delayed_unxsync_rxdxx1                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.826 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 4.621      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][0]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][6]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][12]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][13]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][22]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][25]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][7]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][15]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][30]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.616      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.310 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.617      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.609      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.609      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.609      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.609      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.614      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.614      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.614      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.614      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.614      ;
; 4.311 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.614      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.618      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.618      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.618      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[1]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.618      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.618      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[1]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.618      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.623      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.623      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.623      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.624      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[5]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.623      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[6]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][9]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][11]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][14]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][17]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][18]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[18]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][19]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[19]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][20]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][21]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[21]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][24]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][26]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[26]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][27]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[27]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.622      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][28]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
; 4.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.617      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
Worst Case Available Settling Time: 12.371 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 81.83 MHz  ; 81.83 MHz       ; u0|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 112.89 MHz ; 112.89 MHz      ; u0|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 115.67 MHz ; 115.67 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 119.65 MHz ; 119.65 MHz      ; altera_reserved_tck                            ;                                                ;
; 186.01 MHz ; 186.01 MHz      ; u0|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 469.04 MHz ; 402.09 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.560   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.142   ; 0.000         ;
; sdrclk_out_clock                               ; 2.228   ; 0.000         ;
; sdram_clock                                    ; 3.788   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.816   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 27.780  ; 0.000         ;
; altera_reserved_tck                            ; 45.821  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 171.766 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.380 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.385 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; altera_reserved_tck                            ; 0.401 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; sdrclk_out_clock                               ; 2.524 ; 0.000         ;
; sdram_clock                                    ; 4.216 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 5.087   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 10.562  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 35.204  ; 0.000         ;
; altera_reserved_tck                            ; 97.612  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 173.915 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.945 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.187 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 1.526 ; 0.000         ;
; altera_reserved_tck                            ; 1.563 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 3.400 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.205  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.553  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 6.279  ; 0.000         ;
; DVP_PCLK                                       ; 6.416  ; 0.000         ;
; CLOCK_50                                       ; 9.835  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.668 ; 0.000         ;
; altera_reserved_tck                            ; 49.511 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 88.239 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.560 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.608      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.453      ;
; 0.685 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.776      ;
; 0.726 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.731      ;
; 0.796 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.824      ;
; 0.798 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.374      ;
; 0.821 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.351      ;
; 0.833 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.339      ;
; 0.840 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.777      ;
; 0.840 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.777      ;
; 0.844 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.773      ;
; 0.844 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.773      ;
; 0.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.309      ;
; 0.892 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.726      ;
; 0.914 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.546      ;
; 0.917 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.134      ;
; 0.936 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.684      ;
; 0.940 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.680      ;
; 0.941 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.679      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.106      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.675      ;
; 0.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.671      ;
; 0.949 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.512      ;
; 0.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.495      ;
; 1.006 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.614      ;
; 1.013 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.447      ;
; 1.025 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.436      ;
; 1.091 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.370      ;
; 1.119 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.503      ;
; 1.147 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.471      ;
; 1.155 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.464      ;
; 1.156 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.368      ;
; 1.163 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.360      ;
; 1.166 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.357      ;
; 1.166 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.453      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.450      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.450      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.450      ;
; 1.171 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.449      ;
; 1.171 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.449      ;
; 1.171 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.449      ;
; 1.172 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.450      ;
; 1.174 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.360      ;
; 1.177 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.357      ;
; 1.177 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.357      ;
; 1.200 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.420      ;
; 1.214 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.406      ;
; 1.217 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.306      ;
; 1.218 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.305      ;
; 1.219 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.305      ;
; 1.225 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.299      ;
; 1.225 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.299      ;
; 1.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.308      ;
; 1.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.298      ;
; 1.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.298      ;
; 1.227 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.297      ;
; 1.228 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.296      ;
; 1.232 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.302      ;
; 1.233 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.301      ;
; 1.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.299      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.161     ; 1.297      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.297      ;
; 1.238 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.296      ;
; 1.238 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.296      ;
; 1.273 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.347      ;
; 1.273 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.347      ;
; 1.279 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.342      ;
; 1.286 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.338      ;
; 1.292 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.329      ;
; 1.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.071     ; 1.327      ;
; 1.319 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.302      ;
; 1.322 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.300      ;
; 1.345 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.276      ;
; 1.357 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.263      ;
; 1.358 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.176      ;
; 1.359 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.261      ;
; 1.364 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.257      ;
; 1.366 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.254      ;
; 1.379 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.242      ;
; 1.381 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.143      ;
; 1.382 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.152      ;
; 1.382 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.142      ;
; 1.392 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.142      ;
; 1.491 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.130      ;
; 1.499 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.024      ;
; 1.513 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.107      ;
; 1.534 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.989      ;
; 1.534 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.086      ;
; 1.535 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.085      ;
; 1.536 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.084      ;
; 1.536 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.084      ;
; 1.537 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.083      ;
; 1.538 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.082      ;
; 1.554 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.067      ;
; 1.561 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.059      ;
; 1.564 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.056      ;
; 1.571 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.049      ;
; 1.571 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.049      ;
; 1.585 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.036      ;
; 1.586 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.035      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.142 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 8.633      ;
; 1.188 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.599      ;
; 1.306 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.607      ;
; 1.345 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 9.060      ;
; 1.355 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.558      ;
; 1.356 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.430      ;
; 1.358 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 9.047      ;
; 1.362 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.414      ;
; 1.364 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.549      ;
; 1.380 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.533      ;
; 1.409 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.368      ;
; 1.414 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.991      ;
; 1.414 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[2]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.489      ;
; 1.416 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.487      ;
; 1.417 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.367      ;
; 1.419 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.986      ;
; 1.420 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.985      ;
; 1.427 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.978      ;
; 1.427 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.978      ;
; 1.431 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.481      ;
; 1.432 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.973      ;
; 1.435 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.352      ;
; 1.439 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.474      ;
; 1.440 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.965      ;
; 1.442 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[2]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.461      ;
; 1.444 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.459      ;
; 1.470 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.402      ; 8.934      ;
; 1.479 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[3]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.424      ;
; 1.480 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[7]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.423      ;
; 1.481 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.430      ;
; 1.483 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.402      ; 8.921      ;
; 1.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.424      ;
; 1.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.916      ;
; 1.490 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.423      ;
; 1.494 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.911      ;
; 1.502 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.903      ;
; 1.502 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.903      ;
; 1.507 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[3]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.396      ;
; 1.508 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[7]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.395      ;
; 1.509 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.402      ;
; 1.515 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.890      ;
; 1.528 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.877      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[6]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.374      ;
; 1.531 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.270      ;
; 1.534 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.871      ;
; 1.541 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.864      ;
; 1.545 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.402      ; 8.859      ;
; 1.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.856      ;
; 1.557 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[6]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.346      ;
; 1.562 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.843      ;
; 1.572 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.341      ;
; 1.577 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.828      ;
; 1.594 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 8.304      ;
; 1.594 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.318      ;
; 1.603 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.310      ;
; 1.603 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.802      ;
; 1.603 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.802      ;
; 1.608 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.797      ;
; 1.610 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.301      ;
; 1.611 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.794      ;
; 1.615 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.298      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.297      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.789      ;
; 1.620 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.292      ;
; 1.622 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 8.276      ;
; 1.622 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.290      ;
; 1.624 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.781      ;
; 1.624 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.781      ;
; 1.632 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 8.168      ;
; 1.638 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.273      ;
; 1.642 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.763      ;
; 1.654 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.751      ;
; 1.655 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.750      ;
; 1.659 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.402      ; 8.745      ;
; 1.667 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 8.133      ;
; 1.667 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.738      ;
; 1.675 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.730      ;
; 1.679 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.402      ; 8.725      ;
; 1.681 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[8]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.231      ;
; 1.686 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.719      ;
; 1.688 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.717      ;
; 1.691 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.714      ;
; 1.692 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.402      ; 8.712      ;
; 1.699 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.214      ;
; 1.706 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_0[42]                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.068      ;
; 1.708 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[5]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.204      ;
; 1.709 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[8]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.203      ;
; 1.717 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.688      ;
; 1.717 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.688      ;
; 1.729 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.676      ;
; 1.731 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.046      ;
; 1.736 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[5]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.176      ;
; 1.738 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.667      ;
; 1.741 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[4]                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.162      ;
; 1.741 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[7]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.171      ;
; 1.750 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.403      ; 8.655      ;
; 1.751 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.162      ;
; 1.752 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 7.998      ;
; 1.752 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_0[42]                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.034      ;
; 1.754 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.402      ; 8.650      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.228 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 3.080      ; 5.852      ;
; 7.015 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 3.080      ; 6.065      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_clock'                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.788 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.371     ; 4.181      ;
; 3.792 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.367     ; 4.181      ;
; 3.796 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.363     ; 4.181      ;
; 3.796 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.363     ; 4.181      ;
; 4.040 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.906      ;
; 4.040 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.906      ;
; 4.040 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.906      ;
; 4.040 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.906      ;
; 4.043 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.391     ; 3.906      ;
; 4.043 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.391     ; 3.906      ;
; 4.043 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.371     ; 3.926      ;
; 4.044 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.390     ; 3.906      ;
; 4.044 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.390     ; 3.906      ;
; 4.044 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.370     ; 3.926      ;
; 4.044 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.370     ; 3.926      ;
; 4.045 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.369     ; 3.926      ;
; 4.045 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.389     ; 3.906      ;
; 4.046 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.906      ;
; 4.046 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.906      ;
; 4.046 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.368     ; 3.926      ;
; 4.047 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.387     ; 3.906      ;
; 4.047 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.387     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.050 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.384     ; 3.906      ;
; 4.050 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.384     ; 3.906      ;
; 4.052 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.382     ; 3.906      ;
; 4.052 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.382     ; 3.906      ;
; 4.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.381     ; 3.906      ;
; 4.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.381     ; 3.906      ;
; 4.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.381     ; 3.906      ;
; 4.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.381     ; 3.906      ;
; 4.055 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.379     ; 3.906      ;
; 4.055 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.379     ; 3.906      ;
; 4.331 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.397     ; 3.612      ;
; 4.331 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.397     ; 3.612      ;
; 4.332 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.396     ; 3.612      ;
; 4.333 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.395     ; 3.612      ;
; 4.333 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.395     ; 3.612      ;
; 4.334 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.612      ;
; 4.337 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.391     ; 3.612      ;
; 4.337 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.391     ; 3.612      ;
; 4.339 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.389     ; 3.612      ;
; 4.339 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.389     ; 3.612      ;
; 4.340 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.612      ;
; 4.340 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.612      ;
; 4.340 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.612      ;
; 4.340 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.612      ;
; 4.342 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.386     ; 3.612      ;
; 4.342 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.386     ; 3.612      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.816 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 8.249      ;
; 4.833 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 8.232      ;
; 4.891 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 8.077      ;
; 4.891 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 8.077      ;
; 4.896 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 8.072      ;
; 4.896 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 8.072      ;
; 4.968 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 8.097      ;
; 4.988 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.980      ;
; 4.988 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.980      ;
; 5.033 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 8.032      ;
; 5.085 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.982      ;
; 5.088 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.880      ;
; 5.088 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.880      ;
; 5.103 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.865      ;
; 5.103 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.865      ;
; 5.108 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.860      ;
; 5.108 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.860      ;
; 5.171 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.219      ;
; 5.200 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.768      ;
; 5.200 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.768      ;
; 5.206 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[148] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.861      ;
; 5.207 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[20]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.860      ;
; 5.215 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.175      ;
; 5.254 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.714      ;
; 5.254 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.714      ;
; 5.259 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.709      ;
; 5.259 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.709      ;
; 5.261 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[108] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.806      ;
; 5.278 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.690      ;
; 5.278 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.690      ;
; 5.281 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.786      ;
; 5.288 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[92]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.397     ; 7.778      ;
; 5.300 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.668      ;
; 5.300 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.668      ;
; 5.326 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.642      ;
; 5.326 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.642      ;
; 5.331 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.637      ;
; 5.331 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.637      ;
; 5.351 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.617      ;
; 5.351 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.617      ;
; 5.404 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.564      ;
; 5.404 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.564      ;
; 5.406 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.562      ;
; 5.406 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.562      ;
; 5.409 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.559      ;
; 5.409 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.559      ;
; 5.419 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[121] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.415     ; 7.629      ;
; 5.419 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[12]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.411     ; 7.633      ;
; 5.421 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[129] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.415     ; 7.627      ;
; 5.423 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.545      ;
; 5.423 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.545      ;
; 5.451 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.517      ;
; 5.451 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.517      ;
; 5.455 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.513      ;
; 5.455 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.513      ;
; 5.477 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[204] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.399     ; 7.587      ;
; 5.478 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[76]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.399     ; 7.586      ;
; 5.490 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.478      ;
; 5.490 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.478      ;
; 5.501 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.467      ;
; 5.501 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.467      ;
; 5.523 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.445      ;
; 5.523 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.445      ;
; 5.527 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.441      ;
; 5.527 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.441      ;
; 5.532 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.436      ;
; 5.532 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.436      ;
; 5.548 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[23]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.519      ;
; 5.551 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.839      ;
; 5.556 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[38]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 7.509      ;
; 5.557 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.833      ;
; 5.586 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[164] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 7.479      ;
; 5.588 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[36]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 7.477      ;
; 5.592 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.376      ;
; 5.592 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.376      ;
; 5.594 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[220] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.397     ; 7.472      ;
; 5.595 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[100] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.472      ;
; 5.597 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.371      ;
; 5.597 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.371      ;
; 5.601 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.789      ;
; 5.601 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.367      ;
; 5.601 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.367      ;
; 5.613 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[161] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 7.452      ;
; 5.615 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[33]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 7.450      ;
; 5.618 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.350      ;
; 5.618 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.350      ;
; 5.624 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.344      ;
; 5.624 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.344      ;
; 5.625 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[180] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 7.440      ;
; 5.626 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[52]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 7.439      ;
; 5.628 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[187] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.399     ; 7.436      ;
; 5.628 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.762      ;
; 5.630 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[28]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.437      ;
; 5.632 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[156] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.435      ;
; 5.639 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[98]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.428      ;
; 5.641 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.327      ;
; 5.641 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.262     ; 7.327      ;
; 5.642 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[60]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.399     ; 7.422      ;
; 5.650 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[168] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.398     ; 7.415      ;
; 5.652 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[153] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.396     ; 7.415      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 27.780 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.149     ;
; 27.780 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.149     ;
; 27.780 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.149     ;
; 27.780 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.149     ;
; 27.780 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.149     ;
; 27.798 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 12.133     ;
; 27.798 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 12.133     ;
; 27.798 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 12.133     ;
; 27.798 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 12.133     ;
; 27.798 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 12.133     ;
; 28.072 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.858     ;
; 28.072 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.858     ;
; 28.072 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.858     ;
; 28.072 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.858     ;
; 28.072 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.858     ;
; 28.105 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.836     ;
; 28.105 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.836     ;
; 28.105 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.836     ;
; 28.105 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.836     ;
; 28.105 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.836     ;
; 28.113 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.815     ;
; 28.113 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.815     ;
; 28.113 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.815     ;
; 28.113 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.815     ;
; 28.113 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.815     ;
; 28.113 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.815     ;
; 28.113 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.815     ;
; 28.131 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.799     ;
; 28.131 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.799     ;
; 28.131 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.799     ;
; 28.131 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.799     ;
; 28.131 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.799     ;
; 28.131 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.799     ;
; 28.131 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.799     ;
; 28.153 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.775     ;
; 28.153 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.775     ;
; 28.153 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.775     ;
; 28.153 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.775     ;
; 28.153 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.775     ;
; 28.165 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.763     ;
; 28.165 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.763     ;
; 28.165 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.763     ;
; 28.165 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.763     ;
; 28.165 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.763     ;
; 28.165 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.763     ;
; 28.165 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.763     ;
; 28.165 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.763     ;
; 28.171 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.759     ;
; 28.171 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.759     ;
; 28.171 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.759     ;
; 28.171 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.759     ;
; 28.171 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.759     ;
; 28.183 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.747     ;
; 28.183 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.747     ;
; 28.183 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.747     ;
; 28.183 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.747     ;
; 28.183 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.747     ;
; 28.183 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.747     ;
; 28.183 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.747     ;
; 28.183 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.747     ;
; 28.341 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[20]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.587     ;
; 28.341 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[10]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.587     ;
; 28.341 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[4]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.587     ;
; 28.341 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[5]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.587     ;
; 28.341 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.587     ;
; 28.341 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[7]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.587     ;
; 28.341 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[30]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.587     ;
; 28.341 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[28]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.587     ;
; 28.359 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[20]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.571     ;
; 28.359 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[10]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.571     ;
; 28.359 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[4]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.571     ;
; 28.359 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[5]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.571     ;
; 28.359 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.571     ;
; 28.359 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[7]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.571     ;
; 28.359 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[30]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.571     ;
; 28.359 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[28]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.571     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.362 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.566     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.380 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.550     ;
; 28.388 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.540     ;
; 28.388 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 11.540     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.393      ;
; 45.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.233      ;
; 46.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.063      ;
; 46.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.043      ;
; 46.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.969      ;
; 46.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.879      ;
; 46.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.547      ;
; 47.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.070      ;
; 47.160 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.062      ;
; 47.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.970      ;
; 47.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.520      ;
; 47.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.493      ;
; 47.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.398      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.266      ;
; 94.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.265      ;
; 94.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.265      ;
; 94.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.058      ;
; 94.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.058      ;
; 94.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.043      ;
; 94.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.043      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.925      ;
; 94.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.925      ;
; 94.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.925      ;
; 95.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.888      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.859      ;
; 95.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.829      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.799      ;
; 95.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.794      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.792      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.788      ;
; 95.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.787      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.785      ;
; 95.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.784      ;
; 95.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.782      ;
; 95.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.781      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.760      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.744      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.744      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.744      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.744      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.744      ;
; 95.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.718      ;
; 95.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.718      ;
; 95.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.718      ;
; 95.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.702      ;
; 95.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.702      ;
; 95.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.702      ;
; 95.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.677      ;
; 95.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.651      ;
; 95.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.651      ;
; 95.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.651      ;
; 95.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.614      ;
; 95.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.614      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.601      ;
; 95.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.556      ;
; 95.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.415      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.407      ;
; 95.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.348      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 171.766 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.329      ; 5.707      ;
; 171.767 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.329      ; 5.706      ;
; 171.776 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.329      ; 5.697      ;
; 171.857 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.619      ;
; 171.858 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.618      ;
; 171.867 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.609      ;
; 171.902 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.574      ;
; 171.903 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.573      ;
; 171.912 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.564      ;
; 171.958 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.520      ;
; 171.959 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.519      ;
; 171.968 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.510      ;
; 171.976 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 5.093      ;
; 171.977 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 5.092      ;
; 172.012 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 5.057      ;
; 172.067 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.005      ;
; 172.068 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.004      ;
; 172.087 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.982      ;
; 172.087 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.982      ;
; 172.087 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.982      ;
; 172.087 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.982      ;
; 172.087 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.982      ;
; 172.103 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.969      ;
; 172.112 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.960      ;
; 172.113 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.959      ;
; 172.115 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.954      ;
; 172.115 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.954      ;
; 172.115 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.954      ;
; 172.115 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.954      ;
; 172.115 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.954      ;
; 172.115 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.075     ; 4.954      ;
; 172.127 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.103     ; 4.914      ;
; 172.128 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.103     ; 4.913      ;
; 172.137 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.103     ; 4.904      ;
; 172.141 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 4.914      ;
; 172.142 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 4.913      ;
; 172.148 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.924      ;
; 172.151 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 4.904      ;
; 172.168 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.906      ;
; 172.169 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.905      ;
; 172.178 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.894      ;
; 172.178 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.894      ;
; 172.178 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.894      ;
; 172.178 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.894      ;
; 172.178 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.894      ;
; 172.204 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.870      ;
; 172.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.866      ;
; 172.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.866      ;
; 172.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.866      ;
; 172.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.866      ;
; 172.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.866      ;
; 172.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.866      ;
; 172.209 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 4.846      ;
; 172.210 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 4.845      ;
; 172.214 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.211      ; 5.178      ;
; 172.219 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 4.836      ;
; 172.223 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.849      ;
; 172.223 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.849      ;
; 172.223 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.849      ;
; 172.223 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.849      ;
; 172.223 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.849      ;
; 172.243 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.214      ; 5.152      ;
; 172.251 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.821      ;
; 172.251 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.821      ;
; 172.251 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.821      ;
; 172.251 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.821      ;
; 172.251 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.821      ;
; 172.251 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 4.821      ;
; 172.258 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.220      ;
; 172.259 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.219      ;
; 172.259 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.217      ;
; 172.260 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.216      ;
; 172.268 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.214      ; 5.127      ;
; 172.268 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.210      ;
; 172.269 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.207      ;
; 172.271 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.205      ;
; 172.272 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.204      ;
; 172.279 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.795      ;
; 172.279 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.795      ;
; 172.279 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.795      ;
; 172.279 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.795      ;
; 172.279 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.795      ;
; 172.281 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.332      ; 5.195      ;
; 172.282 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.196      ;
; 172.283 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.195      ;
; 172.284 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.103     ; 4.757      ;
; 172.285 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.103     ; 4.756      ;
; 172.292 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 5.186      ;
; 172.294 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.103     ; 4.747      ;
; 172.295 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.204      ; 5.090      ;
; 172.307 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.767      ;
; 172.307 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.767      ;
; 172.307 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.767      ;
; 172.307 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.767      ;
; 172.307 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.767      ;
; 172.307 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 4.767      ;
; 172.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.217      ; 5.064      ;
; 172.337 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 4.300      ;
; 172.338 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 4.299      ;
; 172.340 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.204      ; 5.045      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.380 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|wr_address                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|wr_address                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000100                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000100                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                              ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_state.101                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_state.101                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_next.101                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_next.101                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_next.000                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_next.000                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_state.000                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_state.000                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[2]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[2]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[1]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[1]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[0]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[0]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sdo_reg                                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sdo_reg                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sck_reg                                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sck_reg                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[1]                                                                                                                                                                      ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[1]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[0]                                                                                                                                                                      ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[0]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[2]                                                                                                                                                                      ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[2]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_enabled                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_enabled                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|wait_for_one_post_bret_inst                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|wait_for_one_post_bret_inst                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.738      ;
; 0.454 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.739      ;
; 0.455 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.739      ;
; 0.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.486 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.753      ;
; 0.490 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.073      ;
; 0.494 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.077      ;
; 0.506 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.089      ;
; 0.518 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.785      ;
; 0.529 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.112      ;
; 0.542 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.125      ;
; 0.580 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.847      ;
; 0.607 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.875      ;
; 0.626 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.893      ;
; 0.630 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.915      ;
; 0.631 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.915      ;
; 0.631 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.898      ;
; 0.639 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.908      ;
; 0.646 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.913      ;
; 0.648 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.915      ;
; 0.663 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.930      ;
; 0.667 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.936      ;
; 0.688 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.957      ;
; 0.694 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.963      ;
; 0.700 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.967      ;
; 0.713 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.980      ;
; 0.717 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.001      ;
; 0.719 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.986      ;
; 0.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.009      ;
; 0.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.992      ;
; 0.727 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.994      ;
; 0.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.001      ;
; 0.741 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.324      ;
; 0.763 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.030      ;
; 0.769 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.352      ;
; 0.800 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.383      ;
; 0.802 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.385      ;
; 0.820 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.403      ;
; 0.821 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.493      ; 1.509      ;
; 0.829 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.412      ;
; 0.830 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.350      ; 1.410      ;
; 0.831 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.350      ; 1.411      ;
; 0.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.350      ; 1.418      ;
; 0.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.350      ; 1.418      ;
; 0.850 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.433      ;
; 0.851 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.434      ;
; 0.853 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.436      ;
; 0.855 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.350      ; 1.435      ;
; 0.858 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.493      ; 1.546      ;
; 0.859 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.493      ; 1.547      ;
; 0.876 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.143      ;
; 0.878 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.350      ; 1.458      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.150      ;
; 0.895 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.162      ;
; 0.896 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.163      ;
; 0.898 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.167      ;
; 0.903 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.486      ;
; 0.914 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.181      ;
; 0.925 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.332     ; 0.788      ;
; 0.932 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.199      ;
; 0.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.493      ; 1.633      ;
; 0.953 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.051     ; 1.132      ;
; 0.953 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.493      ; 1.641      ;
; 0.954 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.493      ; 1.642      ;
; 0.999 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.332     ; 0.862      ;
; 1.002 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.269      ;
; 1.013 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.280      ;
; 1.015 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.283      ;
; 1.019 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.287      ;
; 1.022 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.289      ;
; 1.023 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.290      ;
; 1.028 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.297      ;
; 1.067 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.332     ; 0.930      ;
; 1.067 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.493      ; 1.755      ;
; 1.068 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.332     ; 0.931      ;
; 1.068 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.493      ; 1.756      ;
; 1.071 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.654      ;
; 1.081 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.348      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|request_reg                                                                                                                                                      ; hdmi_tx:u_tx|request_reg                                                                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; audiobar:u_bar|hsync_dly_reg[0]                                                                                                                                               ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.063      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                          ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                                ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                                ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; audiobar:u_bar|linecount_reg[1]                                                                                                                                               ; audiobar:u_bar|linecount_reg[1]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                               ; audiobar:u_bar|linecount_reg[0]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.424 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.079      ;
; 0.424 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.079      ;
; 0.426 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.081      ;
; 0.426 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.081      ;
; 0.430 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.079      ;
; 0.430 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.079      ;
; 0.438 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.086      ;
; 0.445 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.100      ;
; 0.445 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.100      ;
; 0.449 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.097      ;
; 0.449 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.450 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.450 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.738      ;
; 0.451 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.739      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.741      ;
; 0.454 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.102      ;
; 0.456 ; audiobar:u_bar|vsync_dly_reg[0]                                                                                                                                               ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.126      ;
; 0.460 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.108      ;
; 0.461 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[6]                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.730      ;
; 0.463 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][18]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.146      ;
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][20]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.147      ;
; 0.468 ; hdmi_tx:u_tx|active_reg[16]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[15]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[41]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[53]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                           ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[3]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[2]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[33]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[47]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[53]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[52]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[13]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[16]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[23]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[26]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[25]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[38]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[40]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[51]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[50]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[55]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[62]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[61]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[2]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[1]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[15]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[14]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[29]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[34]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[33]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[37]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[36]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.731      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.478 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.856      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.857      ;
; 0.605 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.100                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.872      ;
; 0.608 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.010                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.875      ;
; 0.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.883      ;
; 0.619 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.619 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.890      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.891      ;
; 0.625 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.893      ;
; 0.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.894      ;
; 0.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.894      ;
; 0.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.897      ;
; 0.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.901      ;
; 0.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.916      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.920      ;
; 0.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.922      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.934      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.964      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.972      ;
; 0.710 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.985      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.988      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                               ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                                 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                                ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.716      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.738      ;
; 0.459 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.726      ;
; 0.460 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.727      ;
; 0.466 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.734      ;
; 0.469 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[6]                                                                                   ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[27]                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[11]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[12]                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[12]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                                                                      ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                                                                                                     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[31]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]                                                                                                                                                     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[25]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.415 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.475 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.744      ;
; 0.476 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.745      ;
; 0.491 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.523 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.150      ; 0.887      ;
; 0.545 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.150      ; 0.909      ;
; 0.583 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 0.957      ;
; 0.584 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 0.958      ;
; 0.593 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 0.958      ;
; 0.594 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 0.959      ;
; 0.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.870      ;
; 0.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.612 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.881      ;
; 0.622 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.891      ;
; 0.623 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.891      ;
; 0.624 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.892      ;
; 0.633 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.902      ;
; 0.635 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.904      ;
; 0.644 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.913      ;
; 0.645 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.657 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.926      ;
; 0.658 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.927      ;
; 0.670 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.939      ;
; 0.672 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.941      ;
; 0.676 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.945      ;
; 0.677 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.946      ;
; 0.690 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.960      ;
; 0.692 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.961      ;
; 0.700 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.075      ;
; 0.718 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.990      ;
; 0.723 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.991      ;
; 0.740 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.114      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.116      ;
; 0.749 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.124      ;
; 0.756 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 1.121      ;
; 0.766 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 1.131      ;
; 0.771 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.145      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.052      ;
; 0.787 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.161      ;
; 0.788 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.162      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.163      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.163      ;
; 0.792 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 1.157      ;
; 0.795 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 1.160      ;
; 0.796 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.170      ;
; 0.796 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 1.161      ;
; 0.797 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.067      ;
; 0.798 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 1.163      ;
; 0.803 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 1.168      ;
; 0.805 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.074      ;
; 0.811 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.150      ; 1.175      ;
; 0.812 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.081      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.082      ;
; 0.814 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.188      ;
; 0.814 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.150      ; 1.178      ;
; 0.817 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.192      ;
; 0.826 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.095      ;
; 0.828 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.150      ; 1.192      ;
; 0.828 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.150      ; 1.192      ;
; 0.834 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 1.199      ;
; 0.840 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.109      ;
; 0.847 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.115      ;
; 0.849 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.118      ;
; 0.873 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.144      ;
; 0.875 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.146      ;
; 0.877 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.145      ;
; 0.880 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.148      ;
; 0.892 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.020      ;
; 0.913 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.041      ;
; 0.919 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.187      ;
; 0.919 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.187      ;
; 0.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.225      ;
; 0.963 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.231      ;
; 1.005 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.132      ;
; 1.005 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.274      ;
; 1.026 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.294      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdrclk_out_clock'                                                                                                                                    ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.524 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 3.295      ; 5.819      ;
; 7.315 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 3.295      ; 5.610      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_clock'                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 4.216 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.194      ;
; 4.216 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.194      ;
; 4.218 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.034     ; 3.194      ;
; 4.218 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.034     ; 3.194      ;
; 4.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.194      ;
; 4.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.194      ;
; 4.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.194      ;
; 4.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.194      ;
; 4.221 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.037     ; 3.194      ;
; 4.221 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.037     ; 3.194      ;
; 4.224 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.040     ; 3.194      ;
; 4.225 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.194      ;
; 4.225 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.194      ;
; 4.226 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.042     ; 3.194      ;
; 4.227 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.043     ; 3.194      ;
; 4.227 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.043     ; 3.194      ;
; 4.589 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.026     ; 3.573      ;
; 4.589 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.026     ; 3.573      ;
; 4.591 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.028     ; 3.573      ;
; 4.591 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.028     ; 3.573      ;
; 4.592 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.029     ; 3.573      ;
; 4.592 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.029     ; 3.573      ;
; 4.592 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.029     ; 3.573      ;
; 4.592 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.029     ; 3.573      ;
; 4.594 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.031     ; 3.573      ;
; 4.594 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.031     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.597 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.034     ; 3.573      ;
; 4.597 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.034     ; 3.573      ;
; 4.598 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.573      ;
; 4.598 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.573      ;
; 4.599 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.036     ; 3.573      ;
; 4.600 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.037     ; 3.573      ;
; 4.600 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.037     ; 3.573      ;
; 4.601 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.038     ; 3.573      ;
; 4.601 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.038     ; 3.573      ;
; 4.604 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.573      ;
; 4.604 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.573      ;
; 4.604 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.573      ;
; 4.604 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.573      ;
; 4.613 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.016     ; 3.607      ;
; 4.614 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.017     ; 3.607      ;
; 4.615 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.018     ; 3.607      ;
; 4.615 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.018     ; 3.607      ;
; 4.616 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.019     ; 3.607      ;
; 4.775 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.011     ; 3.774      ;
; 4.775 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.011     ; 3.774      ;
; 4.779 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.015     ; 3.774      ;
; 4.783 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.019     ; 3.774      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.087 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[7]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.589      ;
; 5.088 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[6]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.194     ; 4.585      ;
; 5.088 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[5]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.194     ; 4.585      ;
; 5.088 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[4]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.589      ;
; 5.088 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[3]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.589      ;
; 5.088 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[2]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.590      ;
; 5.088 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[1]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.591      ;
; 5.088 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[0]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.591      ;
; 5.090 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[10]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 4.585      ;
; 5.092 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[13]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 4.583      ;
; 5.093 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[14]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.583      ;
; 5.093 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[15]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.583      ;
; 5.093 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[12]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.194     ; 4.580      ;
; 5.093 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[11]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.194     ; 4.580      ;
; 5.093 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[9]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.583      ;
; 5.093 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[8]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.583      ;
; 5.136 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 4.744      ;
; 5.136 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 4.744      ;
; 5.136 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.128     ; 4.738      ;
; 5.137 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 4.719      ;
; 5.137 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 4.717      ;
; 5.137 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 4.717      ;
; 5.137 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 4.717      ;
; 5.137 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 4.717      ;
; 5.137 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 4.717      ;
; 5.137 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 4.717      ;
; 5.137 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 4.741      ;
; 5.166 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.611      ;
; 5.166 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.618      ;
; 5.166 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.618      ;
; 5.166 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.611      ;
; 5.167 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.613      ;
; 5.167 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.613      ;
; 5.167 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.612      ;
; 5.167 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.611      ;
; 5.167 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.611      ;
; 5.167 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.607      ;
; 5.167 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.607      ;
; 5.169 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.607      ;
; 5.171 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.609      ;
; 5.171 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.605      ;
; 5.171 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.609      ;
; 5.171 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.609      ;
; 5.171 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.609      ;
; 5.172 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.605      ;
; 5.172 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.605      ;
; 5.172 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.602      ;
; 5.172 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.602      ;
; 5.172 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.605      ;
; 5.172 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.605      ;
; 5.172 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.608      ;
; 5.255 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 4.500      ;
; 5.255 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 4.500      ;
; 5.255 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 4.504      ;
; 5.261 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.504      ;
; 5.266 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.497      ;
; 5.266 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.497      ;
; 5.272 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.495      ;
; 5.272 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.495      ;
; 5.273 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.493      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[14]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[13]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[12]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[11]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[10]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[9]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[8]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[7]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[6]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[5]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[4]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[3]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[2]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[1]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.276 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.236      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[14]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[13]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[12]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[11]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[10]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[9]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[8]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[7]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[6]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[5]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[4]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[3]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[2]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[1]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.288 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.224      ;
; 5.325 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 4.423      ;
; 5.326 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.425      ;
; 5.326 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.425      ;
; 5.326 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.424      ;
; 5.326 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.423      ;
; 5.326 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.423      ;
; 5.326 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.419      ;
; 5.326 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.419      ;
; 5.328 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.419      ;
; 5.330 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.417      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 10.562 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 2.809      ;
; 10.562 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 2.809      ;
; 10.562 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 2.809      ;
; 10.562 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 2.809      ;
; 10.562 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 2.809      ;
; 10.562 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 2.809      ;
; 10.571 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.801      ;
; 10.571 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.801      ;
; 10.571 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.801      ;
; 10.571 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.801      ;
; 10.571 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.801      ;
; 10.571 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.801      ;
; 10.571 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.801      ;
; 10.571 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.801      ;
; 10.765 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.627      ;
; 10.765 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.627      ;
; 10.804 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.202      ; 2.783      ;
; 10.804 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.202      ; 2.783      ;
; 10.804 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.202      ; 2.783      ;
; 10.804 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.202      ; 2.783      ;
; 10.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.202      ; 2.759      ;
; 10.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.202      ; 2.759      ;
; 10.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.202      ; 2.759      ;
; 10.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.202      ; 2.759      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.853 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.535      ;
; 10.858 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.201      ; 2.728      ;
; 10.858 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.201      ; 2.728      ;
; 10.858 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.201      ; 2.728      ;
; 10.858 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.201      ; 2.728      ;
; 10.921 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.208      ; 2.787      ;
; 10.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.208      ; 2.763      ;
; 10.975 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.207      ; 2.732      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.031 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.358      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.342      ;
; 11.107 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.282      ;
; 11.107 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.282      ;
; 11.107 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.282      ;
; 11.107 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.282      ;
; 11.107 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.282      ;
; 11.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.242      ;
; 11.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.242      ;
; 11.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.242      ;
; 11.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.242      ;
; 11.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.242      ;
; 11.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 2.242      ;
; 11.139 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 2.234      ;
; 11.139 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 2.234      ;
; 11.139 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 2.234      ;
; 11.139 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 2.234      ;
; 11.139 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 2.234      ;
; 11.139 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 2.234      ;
; 11.139 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 2.234      ;
; 11.139 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 2.234      ;
; 11.248 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.200      ; 2.337      ;
; 11.248 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.200      ; 2.337      ;
; 11.248 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.200      ; 2.337      ;
; 11.248 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.200      ; 2.337      ;
; 11.309 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.082      ;
; 11.309 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.082      ;
; 11.365 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.206      ; 2.341      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.421 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 1.968      ;
; 11.675 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 1.715      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.723      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.723      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.723      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.723      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.723      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.723      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.729      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.729      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.729      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.729      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.729      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.729      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.729      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.729      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.728      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.728      ;
; 35.204 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.722      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 4.721      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.722      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.722      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 4.721      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 4.721      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.722      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.722      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[10]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[8]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.205 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.728      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[0]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.732      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[1]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.732      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[21]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.732      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.725      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.725      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.725      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|read_latency_shift_reg[0]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.725      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.725      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.732      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.732      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.725      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.725      ;
; 35.209 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.725      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[25]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[11]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[10]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[9]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[8]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[7]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[6]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[5]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[4]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[3]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[2]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[1]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.732      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.731      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.731      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.725      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.725      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.731      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.725      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.725      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.726      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[2]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.726      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.725      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.726      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[1]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.725      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[4]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.726      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[5]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.726      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.726      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.727      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.727      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.727      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.727      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.727      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.731      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.727      ;
; 35.210 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.727      ;
; 35.211 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.719      ;
; 35.211 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.719      ;
; 35.211 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[2]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.719      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.318      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.307      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.307      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.307      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.071      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.984      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.984      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.984      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.954      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.954      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.954      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.954      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.068     ; 3.161      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.140      ;
; 173.967 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.107      ;
; 173.967 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.107      ;
; 173.967 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.107      ;
; 173.967 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.107      ;
; 173.967 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.107      ;
; 173.967 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 3.107      ;
; 174.371 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 3.107      ;
; 174.371 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 3.107      ;
; 174.371 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 3.107      ;
; 174.371 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 3.107      ;
; 174.371 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 3.107      ;
; 174.371 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 3.107      ;
; 174.371 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.334      ; 3.107      ;
; 174.699 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.218      ; 2.700      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.347      ; 2.765      ;
; 175.053 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.219      ; 2.347      ;
; 175.054 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.219      ; 2.346      ;
; 175.062 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.216      ; 2.335      ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 0.945 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.717      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.055 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.356 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.356 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.356 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.356 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.356 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.624      ;
; 1.522 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.049      ;
; 1.522 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.049      ;
; 1.522 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.049      ;
; 1.522 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.049      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.523 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.535 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.109      ;
; 1.586 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.855      ;
; 1.586 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.855      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.745 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.760 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.010      ;
; 1.760 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.010      ;
; 1.760 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.010      ;
; 1.760 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.010      ;
; 1.760 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.010      ;
; 1.760 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.010      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.762 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.029      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.018      ;
; 1.819 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.087      ;
; 1.819 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.087      ;
; 1.819 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.087      ;
; 1.819 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.087      ;
; 1.819 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.087      ;
; 1.836 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.364      ;
; 1.836 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.364      ;
; 1.836 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.364      ;
; 1.836 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.364      ;
; 1.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.424      ;
; 1.882 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.410      ;
; 1.882 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.410      ;
; 1.882 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.410      ;
; 1.882 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.410      ;
; 1.890 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.418      ;
; 1.890 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.418      ;
; 1.890 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.418      ;
; 1.890 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.418      ;
; 1.895 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.470      ;
; 1.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.478      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[2]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[0]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[1]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.253 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.518      ;
; 1.253 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[8]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.518      ;
; 1.253 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_writedata[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.518      ;
; 1.253 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[9]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.518      ;
; 1.253 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[8]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.518      ;
; 1.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.100      ;
; 1.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.100      ;
; 1.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.100      ;
; 1.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.100      ;
; 1.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[5]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.100      ;
; 1.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.100      ;
; 1.428 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.690      ;
; 1.428 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[23]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.690      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[14]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[17]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[18]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[13]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[12]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[15]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[11]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[29]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.481 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[27]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.749      ;
; 1.534 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.803      ;
; 1.534 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.803      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[0]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[0]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[1]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[4]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[6]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[9]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[0]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[4]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[1]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[9]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.880      ;
; 1.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.886      ;
; 1.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.886      ;
; 1.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.886      ;
; 1.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.886      ;
; 1.631 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.898      ;
; 1.631 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[4]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.898      ;
; 1.631 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.898      ;
; 1.631 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.898      ;
; 1.631 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.898      ;
; 1.631 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[0]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.898      ;
; 1.751 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.021      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.764 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[10]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.033      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.767 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.039      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[22]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[21]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[20]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[19]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[18]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[17]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[16]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[15]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[14]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.786 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[13]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.035      ;
; 1.804 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.077      ;
; 1.804 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.077      ;
; 1.804 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[6]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.077      ;
; 1.804 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.077      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.526 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.365      ; 2.121      ;
; 1.527 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.352      ; 2.109      ;
; 1.527 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.365      ; 2.122      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.702 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.519      ; 2.416      ;
; 1.824 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.365      ; 2.419      ;
; 2.007 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.505      ; 2.707      ;
; 2.007 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.505      ; 2.707      ;
; 2.007 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.505      ; 2.707      ;
; 2.007 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.505      ; 2.707      ;
; 2.007 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.505      ; 2.707      ;
; 2.007 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.505      ; 2.707      ;
; 2.007 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.505      ; 2.707      ;
; 2.428 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.707      ;
; 2.428 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.707      ;
; 2.428 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.707      ;
; 2.428 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.707      ;
; 2.428 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.707      ;
; 2.428 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.707      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.440 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 2.721      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
; 2.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.732      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.830      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.846      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.846      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.846      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.846      ;
; 1.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.862      ;
; 1.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.862      ;
; 1.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.862      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.046      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.095      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.095      ;
; 1.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.095      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.400 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[17]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.137      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|do_start_rx                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_clk_en                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|delayed_unxsync_rxdxx1                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.403 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 4.146      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][0]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][6]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][12]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][13]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][22]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][25]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][7]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][15]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][30]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 4.143      ;
; 3.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.142      ;
; 3.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.142      ;
; 3.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.142      ;
; 3.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.142      ;
; 3.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.142      ;
; 3.862 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.142      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.141      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.141      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.141      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.143      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.141      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.143      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.143      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.141      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.143      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.141      ;
; 3.863 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.143      ;
; 3.864 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.136      ;
; 3.864 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.136      ;
; 3.864 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.136      ;
; 3.864 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.136      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[0]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.146      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[2]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.146      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[4]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.146      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[5]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.146      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[6]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[6]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[6]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[6]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[8]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[8]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[8]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[9]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[9]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[9]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[9]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[9]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[9]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[10]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[11]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[11]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[26]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[27]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[27]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.148      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[7]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[27]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[26]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[24]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[23]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[22]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[13]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[7]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.147      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.146      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.146      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.146      ;
; 3.865 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.146      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
Worst Case Available Settling Time: 12.735 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 1.682   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 2.734   ; 0.000         ;
; sdrclk_out_clock                               ; 3.535   ; 0.000         ;
; sdram_clock                                    ; 5.861   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 9.431   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 34.284  ; 0.000         ;
; altera_reserved_tck                            ; 48.436  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 174.685 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.139 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.155 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.179 ; 0.000         ;
; altera_reserved_tck                            ; 0.186 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
; sdrclk_out_clock                               ; 1.239 ; 0.000         ;
; sdram_clock                                    ; 2.675 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 7.531   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 12.047  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 37.614  ; 0.000         ;
; altera_reserved_tck                            ; 98.836  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 175.540 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.462 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.549 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.708 ; 0.000         ;
; altera_reserved_tck                            ; 0.713 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 1.722 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.692  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.732  ; 0.000         ;
; DVP_PCLK                                       ; 6.416  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 6.464  ; 0.000         ;
; CLOCK_50                                       ; 9.423  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.773 ; 0.000         ;
; altera_reserved_tck                            ; 49.329 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 88.306 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.682 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.062     ; 0.746      ;
; 1.749 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.633      ;
; 1.777 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.062     ; 0.792      ;
; 1.787 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.855      ;
; 1.809 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.831      ;
; 1.810 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.830      ;
; 1.814 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.826      ;
; 1.815 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.825      ;
; 1.821 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.610      ;
; 1.825 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.607      ;
; 1.827 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.605      ;
; 1.830 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.743      ;
; 1.847 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.795      ;
; 1.852 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.790      ;
; 1.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.783      ;
; 1.859 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.783      ;
; 1.862 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.570      ;
; 1.872 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.509      ;
; 1.878 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.503      ;
; 1.878 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.764      ;
; 1.888 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.751      ;
; 1.903 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.670      ;
; 1.914 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.659      ;
; 1.915 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.658      ;
; 1.918 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.655      ;
; 1.923 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.650      ;
; 1.925 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.717      ;
; 1.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.699      ;
; 1.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.699      ;
; 1.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.699      ;
; 1.944 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.698      ;
; 1.944 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.698      ;
; 1.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.697      ;
; 1.946 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.641      ;
; 1.949 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.638      ;
; 1.949 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.638      ;
; 1.952 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.689      ;
; 1.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.637      ;
; 1.959 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.628      ;
; 1.960 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.612      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.632      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.626      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.682      ;
; 1.963 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.093     ; 0.623      ;
; 1.964 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.678      ;
; 1.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.622      ;
; 1.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.622      ;
; 1.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.622      ;
; 1.968 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.619      ;
; 1.969 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.618      ;
; 1.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.623      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.622      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.622      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.621      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.621      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.621      ;
; 1.975 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.618      ;
; 1.976 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.093     ; 0.610      ;
; 1.981 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.660      ;
; 1.982 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.661      ;
; 1.987 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.606      ;
; 1.989 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.604      ;
; 1.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.649      ;
; 2.010 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.632      ;
; 2.014 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.628      ;
; 2.014 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.628      ;
; 2.020 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.622      ;
; 2.030 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.612      ;
; 2.031 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.611      ;
; 2.032 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.611      ;
; 2.034 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.608      ;
; 2.035 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.609      ;
; 2.038 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.604      ;
; 2.043 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.544      ;
; 2.045 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.542      ;
; 2.048 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.545      ;
; 2.051 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.543      ;
; 2.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.541      ;
; 2.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.590      ;
; 2.055 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.587      ;
; 2.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.586      ;
; 2.067 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.576      ;
; 2.080 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.563      ;
; 2.113 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.529      ;
; 2.116 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.526      ;
; 2.121 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.466      ;
; 2.126 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.516      ;
; 2.126 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.516      ;
; 2.127 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.515      ;
; 2.129 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.513      ;
; 2.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.512      ;
; 2.131 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.511      ;
; 2.133 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.454      ;
; 2.133 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.509      ;
; 2.151 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.491      ;
; 2.154 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.488      ;
; 2.155 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.487      ;
; 2.155 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.487      ;
; 2.163 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.479      ;
; 2.164 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.478      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.734 ; SDR_DQ[12]                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[12]                                                  ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.312     ; 0.901      ;
; 2.734 ; SDR_DQ[11]                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[11]                                                  ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.312     ; 0.901      ;
; 2.735 ; SDR_DQ[5]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[5]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.311     ; 0.901      ;
; 2.735 ; SDR_DQ[6]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[6]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.311     ; 0.901      ;
; 2.736 ; SDR_DQ[13]                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[13]                                                  ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.310     ; 0.901      ;
; 2.736 ; SDR_DQ[10]                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[10]                                                  ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.310     ; 0.901      ;
; 2.737 ; SDR_DQ[14]                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[14]                                                  ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.309     ; 0.901      ;
; 2.737 ; SDR_DQ[9]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[9]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.309     ; 0.901      ;
; 2.737 ; SDR_DQ[15]                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[15]                                                  ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.309     ; 0.901      ;
; 2.737 ; SDR_DQ[8]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[8]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.309     ; 0.901      ;
; 2.739 ; SDR_DQ[7]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[7]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.307     ; 0.901      ;
; 2.739 ; SDR_DQ[4]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[4]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.307     ; 0.901      ;
; 2.739 ; SDR_DQ[3]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[3]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.307     ; 0.901      ;
; 2.740 ; SDR_DQ[2]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[2]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.306     ; 0.901      ;
; 2.741 ; SDR_DQ[0]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[0]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.305     ; 0.901      ;
; 2.741 ; SDR_DQ[1]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[1]                                                   ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.305     ; 0.901      ;
; 5.749 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.140      ;
; 5.750 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.147      ;
; 5.788 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.150      ;
; 5.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.146      ;
; 5.829 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 4.065      ;
; 5.836 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.102      ;
; 5.845 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.052      ;
; 5.851 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.087      ;
; 5.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.082      ;
; 5.860 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.078      ;
; 5.865 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.073      ;
; 5.880 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.269      ;
; 5.881 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.056      ;
; 5.884 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.265      ;
; 5.892 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 4.004      ;
; 5.892 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.257      ;
; 5.896 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.253      ;
; 5.899 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.991      ;
; 5.902 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.247      ;
; 5.905 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.033      ;
; 5.906 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.243      ;
; 5.913 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.025      ;
; 5.920 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.018      ;
; 5.924 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.014      ;
; 5.928 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.221      ;
; 5.936 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.954      ;
; 5.940 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.209      ;
; 5.943 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.206      ;
; 5.948 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.201      ;
; 5.950 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.199      ;
; 5.952 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.197      ;
; 5.955 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.194      ;
; 5.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.192      ;
; 5.960 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.189      ;
; 5.964 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.185      ;
; 5.964 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.185      ;
; 5.965 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.184      ;
; 5.968 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.181      ;
; 5.969 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.180      ;
; 5.970 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.179      ;
; 5.973 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.161      ; 4.175      ;
; 5.974 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.175      ;
; 5.979 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.170      ;
; 5.985 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.161      ; 4.163      ;
; 5.995 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.161      ; 4.153      ;
; 5.997 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.908      ;
; 5.997 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.152      ;
; 5.999 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.939      ;
; 6.001 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.937      ;
; 6.004 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.933      ;
; 6.005 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.900      ;
; 6.005 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.144      ;
; 6.009 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.140      ;
; 6.012 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.137      ;
; 6.012 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.137      ;
; 6.016 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.133      ;
; 6.017 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.132      ;
; 6.019 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.130      ;
; 6.024 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.125      ;
; 6.027 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.122      ;
; 6.027 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.122      ;
; 6.028 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.121      ;
; 6.032 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.117      ;
; 6.034 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.115      ;
; 6.036 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.854      ;
; 6.036 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.870      ;
; 6.036 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.113      ;
; 6.038 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.111      ;
; 6.041 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.108      ;
; 6.044 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[6]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.894      ;
; 6.048 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.885      ;
; 6.050 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[2]                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.883      ;
; 6.054 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.879      ;
; 6.055 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.839      ;
; 6.056 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[2]                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.877      ;
; 6.057 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.161      ; 4.091      ;
; 6.067 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[7]                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.866      ;
; 6.073 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[3]                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.860      ;
; 6.073 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[7]                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.860      ;
; 6.079 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[3]                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.854      ;
; 6.081 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.068      ;
; 6.084 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.815      ;
; 6.089 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.060      ;
; 6.091 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.058      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 3.535 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 1.926      ; 3.391      ;
; 8.526 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 1.926      ; 3.400      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_clock'                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 5.861 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.080      ; 2.559      ;
; 5.861 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.080      ; 2.559      ;
; 5.864 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.083      ; 2.559      ;
; 5.864 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.083      ; 2.559      ;
; 6.018 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.060      ; 2.382      ;
; 6.019 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.061      ; 2.382      ;
; 6.019 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.061      ; 2.382      ;
; 6.019 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.061      ; 2.382      ;
; 6.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.064      ; 2.382      ;
; 6.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.064      ; 2.382      ;
; 6.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.064      ; 2.382      ;
; 6.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.064      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.025 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.067      ; 2.382      ;
; 6.025 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.067      ; 2.382      ;
; 6.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.382      ;
; 6.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.382      ;
; 6.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.382      ;
; 6.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.382      ;
; 6.028 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.070      ; 2.382      ;
; 6.028 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.070      ; 2.382      ;
; 6.029 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.071      ; 2.382      ;
; 6.029 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.071      ; 2.382      ;
; 6.030 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.072      ; 2.382      ;
; 6.030 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.072      ; 2.382      ;
; 6.031 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.077      ; 2.386      ;
; 6.031 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.077      ; 2.386      ;
; 6.032 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.078      ; 2.386      ;
; 6.033 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.079      ; 2.386      ;
; 6.034 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.080      ; 2.386      ;
; 6.184 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.063      ; 2.219      ;
; 6.184 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.063      ; 2.219      ;
; 6.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.065      ; 2.219      ;
; 6.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.065      ; 2.219      ;
; 6.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.065      ; 2.219      ;
; 6.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.219      ;
; 6.189 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.068      ; 2.219      ;
; 6.189 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.068      ; 2.219      ;
; 6.189 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.068      ; 2.219      ;
; 6.189 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.068      ; 2.219      ;
; 6.190 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.219      ;
; 6.190 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.219      ;
; 6.191 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.070      ; 2.219      ;
; 6.191 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.070      ; 2.219      ;
; 6.192 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.071      ; 2.219      ;
; 6.192 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.071      ; 2.219      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.431 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.800      ;
; 9.431 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.800      ;
; 9.432 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.799      ;
; 9.432 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.799      ;
; 9.509 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.722      ;
; 9.509 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.722      ;
; 9.585 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.646      ;
; 9.585 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.646      ;
; 9.586 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.645      ;
; 9.586 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.645      ;
; 9.619 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.612      ;
; 9.619 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.612      ;
; 9.620 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.611      ;
; 9.620 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.611      ;
; 9.629 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.602      ;
; 9.629 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.602      ;
; 9.657 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.754      ;
; 9.663 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.568      ;
; 9.663 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.568      ;
; 9.666 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.565      ;
; 9.666 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.565      ;
; 9.667 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.564      ;
; 9.667 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.564      ;
; 9.670 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.741      ;
; 9.671 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.560      ;
; 9.671 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.560      ;
; 9.675 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.556      ;
; 9.675 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.556      ;
; 9.694 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.537      ;
; 9.694 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.537      ;
; 9.695 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.536      ;
; 9.695 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.536      ;
; 9.697 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.534      ;
; 9.697 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.534      ;
; 9.720 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.208     ; 3.520      ;
; 9.732 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.499      ;
; 9.732 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.499      ;
; 9.734 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.497      ;
; 9.734 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.497      ;
; 9.737 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.208     ; 3.503      ;
; 9.741 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.490      ;
; 9.741 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.490      ;
; 9.744 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.487      ;
; 9.744 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.487      ;
; 9.772 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.459      ;
; 9.772 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.459      ;
; 9.783 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.448      ;
; 9.783 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.448      ;
; 9.791 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.208     ; 3.449      ;
; 9.802 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.429      ;
; 9.802 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.429      ;
; 9.804 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.208     ; 3.436      ;
; 9.808 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.604      ;
; 9.812 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.419      ;
; 9.812 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.419      ;
; 9.812 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.600      ;
; 9.821 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.042      ; 3.554      ;
; 9.825 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.406      ;
; 9.825 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.406      ;
; 9.826 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[20]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.206     ; 3.416      ;
; 9.826 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[148]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.206     ; 3.416      ;
; 9.826 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.207     ; 3.415      ;
; 9.826 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.585      ;
; 9.829 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.402      ;
; 9.829 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.402      ;
; 9.831 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.400      ;
; 9.831 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.400      ;
; 9.834 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[108]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.207     ; 3.407      ;
; 9.839 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[1]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.392      ;
; 9.839 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[1]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.392      ;
; 9.843 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[92]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.207     ; 3.398      ;
; 9.846 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.565      ;
; 9.848 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.383      ;
; 9.848 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.383      ;
; 9.859 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.552      ;
; 9.859 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.372      ;
; 9.859 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[3]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.372      ;
; 9.867 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.042      ; 3.508      ;
; 9.875 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.356      ;
; 9.875 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.356      ;
; 9.875 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.537      ;
; 9.876 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.355      ;
; 9.876 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.355      ;
; 9.877 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.354      ;
; 9.877 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.354      ;
; 9.879 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.533      ;
; 9.881 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.042      ; 3.494      ;
; 9.883 ; audiobar:u_bar|pixcount_reg[8]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.348      ;
; 9.883 ; audiobar:u_bar|pixcount_reg[8]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.348      ;
; 9.892 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.339      ;
; 9.892 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.339      ;
; 9.892 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.339      ;
; 9.892 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.339      ;
; 9.895 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.336      ;
; 9.895 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[2]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.336      ;
; 9.896 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                                                                                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.514      ;
; 9.904 ; audiobar:u_bar|pcm_r_reg[2]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 3.339      ;
; 9.904 ; audiobar:u_bar|pcm_r_reg[2]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 3.339      ;
; 9.905 ; audiobar:u_bar|pixcount_reg[8]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.326      ;
; 9.905 ; audiobar:u_bar|pixcount_reg[8]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 3.326      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.284 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.667      ;
; 34.284 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.667      ;
; 34.284 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.667      ;
; 34.284 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.667      ;
; 34.284 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.667      ;
; 34.296 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.656      ;
; 34.296 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.656      ;
; 34.296 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.656      ;
; 34.296 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.656      ;
; 34.296 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.656      ;
; 34.433 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.518      ;
; 34.433 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.518      ;
; 34.433 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.518      ;
; 34.433 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.518      ;
; 34.433 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.518      ;
; 34.450 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 5.511      ;
; 34.450 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 5.511      ;
; 34.450 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 5.511      ;
; 34.450 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 5.511      ;
; 34.450 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 5.511      ;
; 34.465 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.485      ;
; 34.465 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.485      ;
; 34.465 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.485      ;
; 34.465 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.485      ;
; 34.465 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.485      ;
; 34.465 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.485      ;
; 34.465 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.485      ;
; 34.471 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.479      ;
; 34.471 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.479      ;
; 34.471 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.479      ;
; 34.471 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.479      ;
; 34.471 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.479      ;
; 34.473 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.478      ;
; 34.473 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.478      ;
; 34.473 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.478      ;
; 34.473 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.478      ;
; 34.473 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.478      ;
; 34.473 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.478      ;
; 34.473 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.478      ;
; 34.473 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.478      ;
; 34.477 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.474      ;
; 34.477 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.474      ;
; 34.477 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.474      ;
; 34.477 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.474      ;
; 34.477 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.474      ;
; 34.477 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.474      ;
; 34.477 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.474      ;
; 34.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.468      ;
; 34.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.468      ;
; 34.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.468      ;
; 34.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.468      ;
; 34.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.468      ;
; 34.485 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.467      ;
; 34.485 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.467      ;
; 34.485 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.467      ;
; 34.485 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.467      ;
; 34.485 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.467      ;
; 34.485 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.467      ;
; 34.485 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.467      ;
; 34.485 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.467      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.522 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.428      ;
; 34.529 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.422      ;
; 34.529 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.422      ;
; 34.529 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.422      ;
; 34.529 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.422      ;
; 34.529 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.422      ;
; 34.529 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.422      ;
; 34.529 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.422      ;
; 34.529 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.422      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.534 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.417      ;
; 34.541 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.411      ;
; 34.541 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.411      ;
; 34.541 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.411      ;
; 34.541 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.411      ;
; 34.541 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.411      ;
; 34.541 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.411      ;
; 34.541 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.411      ;
; 34.541 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 5.411      ;
; 34.545 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[20]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.405      ;
; 34.545 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[10]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.405      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.971      ;
; 48.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.968      ;
; 48.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.854      ;
; 48.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.814      ;
; 48.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.742      ;
; 48.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.719      ;
; 48.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.617      ;
; 49.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.386      ;
; 49.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.355      ;
; 49.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.347      ;
; 49.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.186      ;
; 49.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.148      ;
; 49.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.106      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.481      ;
; 97.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.430      ;
; 97.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.430      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.330      ;
; 97.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.329      ;
; 97.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.329      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.317      ;
; 97.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.296      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.285      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.285      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.281      ;
; 97.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.275      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.272      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.267      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.267      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.267      ;
; 97.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.267      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.266      ;
; 97.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.265      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.263      ;
; 97.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.260      ;
; 97.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.259      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.239      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.236      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.216      ;
; 97.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.188      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.184      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.179      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.174      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.170      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.166      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.166      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.166      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.159      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.159      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.129      ;
; 97.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.128      ;
; 97.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.128      ;
; 97.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.128      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.120      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.120      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.120      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.109      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.056      ;
; 97.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.053      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.048      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.037      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 174.685 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.134      ; 2.578      ;
; 174.687 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.134      ; 2.576      ;
; 174.694 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.134      ; 2.569      ;
; 174.726 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.543      ;
; 174.728 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.541      ;
; 174.735 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.534      ;
; 174.758 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.139      ; 2.510      ;
; 174.760 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.139      ; 2.508      ;
; 174.766 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.041     ; 2.322      ;
; 174.767 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.041     ; 2.321      ;
; 174.767 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.139      ; 2.501      ;
; 174.788 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.478      ;
; 174.790 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.041     ; 2.298      ;
; 174.790 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.476      ;
; 174.797 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.469      ;
; 174.807 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 2.287      ;
; 174.808 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 2.286      ;
; 174.831 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 2.263      ;
; 174.834 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.107      ; 2.424      ;
; 174.839 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.254      ;
; 174.840 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.253      ;
; 174.842 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.041     ; 2.246      ;
; 174.842 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.041     ; 2.246      ;
; 174.842 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.041     ; 2.246      ;
; 174.842 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.041     ; 2.246      ;
; 174.842 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.041     ; 2.246      ;
; 174.852 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.042     ; 2.235      ;
; 174.852 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.042     ; 2.235      ;
; 174.852 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.042     ; 2.235      ;
; 174.852 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.042     ; 2.235      ;
; 174.852 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.042     ; 2.235      ;
; 174.852 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.042     ; 2.235      ;
; 174.860 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.106      ; 2.397      ;
; 174.863 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.106      ; 2.394      ;
; 174.863 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.230      ;
; 174.866 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.052     ; 2.211      ;
; 174.867 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.105      ; 2.389      ;
; 174.868 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.052     ; 2.209      ;
; 174.869 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 2.222      ;
; 174.870 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 2.221      ;
; 174.875 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.052     ; 2.202      ;
; 174.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 2.211      ;
; 174.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 2.211      ;
; 174.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 2.211      ;
; 174.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 2.211      ;
; 174.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 2.211      ;
; 174.893 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 2.198      ;
; 174.893 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.200      ;
; 174.893 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.200      ;
; 174.893 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.200      ;
; 174.893 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.200      ;
; 174.893 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.200      ;
; 174.893 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.200      ;
; 174.899 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.104      ; 2.356      ;
; 174.901 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.112      ; 2.362      ;
; 174.904 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.112      ; 2.359      ;
; 174.905 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 2.180      ;
; 174.907 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 2.178      ;
; 174.914 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 2.171      ;
; 174.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.178      ;
; 174.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.178      ;
; 174.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.178      ;
; 174.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.178      ;
; 174.915 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.178      ;
; 174.920 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 2.165      ;
; 174.922 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 2.163      ;
; 174.923 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.346      ;
; 174.925 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.167      ;
; 174.925 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.167      ;
; 174.925 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.167      ;
; 174.925 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.167      ;
; 174.925 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.167      ;
; 174.925 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.167      ;
; 174.925 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.344      ;
; 174.928 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.341      ;
; 174.929 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 2.156      ;
; 174.930 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.339      ;
; 174.932 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.334      ;
; 174.932 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.337      ;
; 174.933 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.111      ; 2.329      ;
; 174.934 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.332      ;
; 174.936 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.111      ; 2.326      ;
; 174.937 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.110      ; 2.324      ;
; 174.937 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.332      ;
; 174.941 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.325      ;
; 174.943 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.323      ;
; 174.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.321      ;
; 174.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 2.146      ;
; 174.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 2.146      ;
; 174.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 2.146      ;
; 174.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 2.146      ;
; 174.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 2.146      ;
; 174.947 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.955      ;
; 174.948 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.954      ;
; 174.952 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 2.314      ;
; 174.955 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 2.135      ;
; 174.955 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 2.135      ;
; 174.955 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 2.135      ;
; 174.955 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 2.135      ;
; 174.955 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 2.135      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.139 ; audiobar:u_bar|hsync_dly_reg[0]                                                                                                                                               ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.149 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.483      ;
; 0.152 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.161 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.495      ;
; 0.164 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.166 ; audiobar:u_bar|vsync_dly_reg[0]                                                                                                                                               ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.500      ;
; 0.167 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.171 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.173 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.175 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.177 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.509      ;
; 0.178 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.508      ;
; 0.179 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][20]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.524      ;
; 0.182 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.182 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][22]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.527      ;
; 0.183 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.315      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                   ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][18]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.531      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                          ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|request_reg                                                                                                                                                      ; hdmi_tx:u_tx|request_reg                                                                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                                ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                                ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; audiobar:u_bar|linecount_reg[1]                                                                                                                                               ; audiobar:u_bar|linecount_reg[1]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.190 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.515      ;
; 0.190 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][16]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.535      ;
; 0.191 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.514      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[3]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[2]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[41]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[53]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                           ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.518      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                                                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[13]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[33]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[47]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[62]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[61]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]                                        ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.517      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[2]                                                                                                                                                    ; hdmi_tx:u_tx|active_reg[1]                                                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][17]                                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.539      ;
; 0.194 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                               ; audiobar:u_bar|linecount_reg[0]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[16]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[15]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[26]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[25]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[38]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[40]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.155 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[0]                                                                                                                                                                                      ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~porta_address_reg0                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.477      ;
; 0.163 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[8]                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[5]                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.487      ;
; 0.169 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[0]                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.491      ;
; 0.174 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                                                                                                                                                      ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~porta_address_reg0                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[2]                                                                                                                                                                                      ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~porta_address_reg0                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[2]                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[2]                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.499      ;
; 0.177 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[6]                                                                                                                                                                                      ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~porta_address_reg0                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.499      ;
; 0.177 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                                                                                                     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|wr_address                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|wr_address                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                                                                                                     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; c4e_pcmplay_core:u2|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                    ; c4e_pcmplay_core:u2|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[0]                                                                                                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[1]                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; c4e_pcmplay_core:u2|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                        ; c4e_pcmplay_core:u2|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|ready_reg                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|ready_reg                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcm_s0_translator|wait_latency_counter[1]                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcm_s0_translator|wait_latency_counter[1]                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcm_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcm_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcm_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcm_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_pending                                                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_pending                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg|oci_single_step_mode ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg|oci_single_step_mode ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|resetlatch             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|resetlatch             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|jtag_break             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|jtag_break             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|break_on_reset         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|break_on_reset         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|MonDReg[8]                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|MonDReg[8]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_go             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_go             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.315      ;
; 0.194 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.483      ;
; 0.200 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.486      ;
; 0.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.492      ;
; 0.214 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.500      ;
; 0.214 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.334      ;
; 0.219 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.339      ;
; 0.221 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.507      ;
; 0.253 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.260 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.389      ;
; 0.261 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.389      ;
; 0.267 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.390      ;
; 0.274 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.395      ;
; 0.278 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.398      ;
; 0.282 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.401      ;
; 0.293 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.306 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.440      ;
; 0.315 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.445      ;
; 0.317 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.440      ;
; 0.325 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.611      ;
; 0.328 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.614      ;
; 0.331 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.451      ;
; 0.354 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.640      ;
; 0.355 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.641      ;
; 0.356 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.477      ;
; 0.358 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.644      ;
; 0.359 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.662      ;
; 0.362 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.183      ; 0.649      ;
; 0.364 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.650      ;
; 0.365 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.486      ;
; 0.375 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.183      ; 0.662      ;
; 0.376 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.183      ; 0.663      ;
; 0.378 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.183      ; 0.665      ;
; 0.380 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.666      ;
; 0.380 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.683      ;
; 0.380 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.500      ;
; 0.381 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.667      ;
; 0.381 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.667      ;
; 0.382 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.183      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.686      ;
; 0.384 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.504      ;
; 0.386 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.506      ;
; 0.388 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.508      ;
; 0.391 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.183      ; 0.678      ;
; 0.396 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.682      ;
; 0.399 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.343      ;
; 0.399 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.519      ;
; 0.400 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.007      ; 0.511      ;
; 0.429 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.549      ;
; 0.430 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.733      ;
; 0.435 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.738      ;
; 0.437 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.381      ;
; 0.438 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.741      ;
; 0.442 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.563      ;
; 0.448 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.569      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.397      ;
; 0.455 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.399      ;
; 0.457 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.582      ;
; 0.477 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.600      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.378      ;
; 0.259 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.100                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.010                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.393      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.399      ;
; 0.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.405      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.424      ;
; 0.306 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.430      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.433      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                                ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                              ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                                                                     ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[25]                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[26]                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                                                                                                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[31]                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[6]                                                                                  ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[27]                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[11]                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[12]                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[12]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[31]                                                                                     ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]                                                                                                                                                       ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[30]                                                                                     ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.382      ;
; 0.204 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.208 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.391      ;
; 0.227 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.416      ;
; 0.228 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.417      ;
; 0.233 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.416      ;
; 0.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.418      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.262 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.454      ;
; 0.265 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.267 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.393      ;
; 0.272 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.278 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.292 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.483      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.487      ;
; 0.299 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.488      ;
; 0.300 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.483      ;
; 0.302 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.488      ;
; 0.305 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.309 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.503      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.317 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.506      ;
; 0.319 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.502      ;
; 0.320 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.503      ;
; 0.321 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.504      ;
; 0.321 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.504      ;
; 0.322 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.506      ;
; 0.323 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.506      ;
; 0.325 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.508      ;
; 0.329 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.519      ;
; 0.330 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.519      ;
; 0.337 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.520      ;
; 0.337 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.520      ;
; 0.342 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.525      ;
; 0.356 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.477      ;
; 0.359 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.481      ;
; 0.361 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.482      ;
; 0.362 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.483      ;
; 0.364 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.485      ;
; 0.370 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.492      ;
; 0.375 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.496      ;
; 0.375 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.497      ;
; 0.377 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.498      ;
; 0.379 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.500      ;
; 0.389 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.512      ;
; 0.394 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.516      ;
; 0.397 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.457      ;
; 0.399 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.459      ;
; 0.413 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.534      ;
; 0.413 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.534      ;
; 0.419 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.540      ;
; 0.421 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.542      ;
; 0.434 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.556      ;
; 0.448 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.570      ;
; 0.455 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.573      ;
; 0.461 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdrclk_out_clock'                                                                                                                                    ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 1.239 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 2.046      ; 3.285      ;
; 6.229 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 2.046      ; 3.275      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_clock'                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 2.675 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.265      ; 1.950      ;
; 2.675 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.265      ; 1.950      ;
; 2.676 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.264      ; 1.950      ;
; 2.676 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.264      ; 1.950      ;
; 2.677 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 1.950      ;
; 2.677 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 1.950      ;
; 2.678 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.262      ; 1.950      ;
; 2.678 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.262      ; 1.950      ;
; 2.678 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.262      ; 1.950      ;
; 2.678 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.262      ; 1.950      ;
; 2.680 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 1.950      ;
; 2.680 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 1.950      ;
; 2.680 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 1.950      ;
; 2.681 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.259      ; 1.950      ;
; 2.682 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.258      ; 1.950      ;
; 2.682 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.258      ; 1.950      ;
; 2.867 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.266      ; 2.143      ;
; 2.867 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.266      ; 2.143      ;
; 2.868 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.265      ; 2.143      ;
; 2.868 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.265      ; 2.143      ;
; 2.869 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.264      ; 2.143      ;
; 2.869 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.264      ; 2.143      ;
; 2.870 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 2.143      ;
; 2.870 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 2.143      ;
; 2.870 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 2.143      ;
; 2.870 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 2.143      ;
; 2.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.261      ; 2.143      ;
; 2.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.261      ; 2.143      ;
; 2.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.261      ; 2.143      ;
; 2.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.261      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.874 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.259      ; 2.143      ;
; 2.874 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.259      ; 2.143      ;
; 2.875 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.258      ; 2.143      ;
; 2.875 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.258      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.255      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.255      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.255      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.255      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.273      ; 2.161      ;
; 2.879 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.272      ; 2.161      ;
; 2.880 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.271      ; 2.161      ;
; 2.880 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.271      ; 2.161      ;
; 2.880 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.271      ; 2.161      ;
; 3.055 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.276      ; 2.341      ;
; 3.055 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.276      ; 2.341      ;
; 3.058 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.273      ; 2.341      ;
; 3.058 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.273      ; 2.341      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[7]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.312      ;
; 7.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[6]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.308      ;
; 7.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[5]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.308      ;
; 7.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[4]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.312      ;
; 7.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[3]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.312      ;
; 7.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[2]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.313      ;
; 7.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[1]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.314      ;
; 7.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[0]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.314      ;
; 7.532 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[10]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.312      ;
; 7.533 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[13]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.311      ;
; 7.534 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[14]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.311      ;
; 7.534 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[15]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.311      ;
; 7.534 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[12]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 2.308      ;
; 7.534 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[11]                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 2.308      ;
; 7.534 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[9]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.311      ;
; 7.534 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[8]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.311      ;
; 7.575 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.302      ;
; 7.575 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.302      ;
; 7.575 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.305      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.317      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.317      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.316      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.315      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.315      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.311      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.311      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.315      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.321      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.321      ;
; 7.576 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.315      ;
; 7.577 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.308      ;
; 7.577 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.315      ;
; 7.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.318      ;
; 7.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.314      ;
; 7.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.318      ;
; 7.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.318      ;
; 7.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.318      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.314      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.314      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.311      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.311      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.314      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.314      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.317      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.332      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.352      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.352      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.344      ;
; 7.579 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.345      ;
; 7.580 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.330      ;
; 7.580 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.330      ;
; 7.580 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.330      ;
; 7.580 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.330      ;
; 7.580 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.330      ;
; 7.580 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.330      ;
; 7.581 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.299      ;
; 7.581 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.299      ;
; 7.585 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.301      ;
; 7.585 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.301      ;
; 7.585 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.301      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[14]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[13]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[12]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[11]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[10]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[9]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[8]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[7]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[6]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[5]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[4]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[3]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[2]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[1]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.606 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.163      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[14]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[13]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[12]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[11]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[10]                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[9]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[8]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[7]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[6]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[5]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[4]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[3]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[2]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[1]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.613 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.156      ;
; 7.665 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.218      ;
; 7.665 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.218      ;
; 7.665 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.217      ;
; 7.665 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.216      ;
; 7.665 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.216      ;
; 7.665 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.212      ;
; 7.665 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.212      ;
; 7.665 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.216      ;
; 7.666 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.216      ;
; 7.667 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.215      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 12.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.353      ;
; 12.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.353      ;
; 12.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.353      ;
; 12.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.353      ;
; 12.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.353      ;
; 12.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.353      ;
; 12.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.353      ;
; 12.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.353      ;
; 12.050 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.049     ; 1.349      ;
; 12.050 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.049     ; 1.349      ;
; 12.050 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.049     ; 1.349      ;
; 12.050 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.049     ; 1.349      ;
; 12.050 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.049     ; 1.349      ;
; 12.050 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.049     ; 1.349      ;
; 12.174 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 1.239      ;
; 12.174 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 1.239      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.214      ;
; 12.203 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.318      ;
; 12.203 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.318      ;
; 12.203 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.318      ;
; 12.203 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.318      ;
; 12.204 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.317      ;
; 12.204 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.317      ;
; 12.204 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.317      ;
; 12.204 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.317      ;
; 12.239 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.336      ;
; 12.240 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.335      ;
; 12.242 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.279      ;
; 12.242 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.279      ;
; 12.242 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.279      ;
; 12.242 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.279      ;
; 12.278 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.297      ;
; 12.295 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.115      ;
; 12.295 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.115      ;
; 12.295 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.115      ;
; 12.295 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.115      ;
; 12.295 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.115      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.301 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.109      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.322 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.090      ;
; 12.326 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 1.075      ;
; 12.326 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 1.075      ;
; 12.326 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 1.075      ;
; 12.326 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 1.075      ;
; 12.326 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 1.075      ;
; 12.326 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 1.075      ;
; 12.326 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 1.075      ;
; 12.326 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 1.075      ;
; 12.329 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.071      ;
; 12.329 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.071      ;
; 12.329 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.071      ;
; 12.329 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.071      ;
; 12.329 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.071      ;
; 12.329 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 1.071      ;
; 12.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.011      ;
; 12.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 1.011      ;
; 12.430 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.091      ;
; 12.430 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.091      ;
; 12.430 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.091      ;
; 12.430 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.091      ;
; 12.466 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.105      ; 1.109      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.474 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 0.936      ;
; 12.574 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 0.837      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 37.614 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.345      ;
; 37.614 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.345      ;
; 37.614 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.340      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.340      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.340      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.340      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.340      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.340      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[10]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[8]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.615 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.345      ;
; 37.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.339      ;
; 37.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.338      ;
; 37.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.339      ;
; 37.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.339      ;
; 37.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.338      ;
; 37.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.338      ;
; 37.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.339      ;
; 37.616 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 2.339      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[5]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[4]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[3]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[2]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.345      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.332      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.332      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[0]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[1]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[21]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[25]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[11]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[10]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[9]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|counter_snapshot[8]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[2]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.332      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.332      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[7]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[6]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[1]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.340      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.340      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.340      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.340      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.340      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.344      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.340      ;
; 37.619 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.340      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.337      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.337      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 2.338      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 2.338      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.337      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|read_latency_shift_reg[0]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.337      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.337      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 2.338      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 2.338      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.339      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[2]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.339      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 2.338      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.339      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[1]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 2.338      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[4]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.339      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[5]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.339      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.339      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.337      ;
; 37.620 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.337      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.110      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.992      ;
; 98.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.975      ;
; 98.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.975      ;
; 98.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.975      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.968      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.968      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.968      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.968      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.038     ; 1.551      ;
; 175.549 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 1.541      ;
; 175.549 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 1.541      ;
; 175.549 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 1.541      ;
; 175.549 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 1.541      ;
; 175.549 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 1.541      ;
; 175.549 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.039     ; 1.541      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 1.538      ;
; 175.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 1.541      ;
; 175.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 1.541      ;
; 175.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 1.541      ;
; 175.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 1.541      ;
; 175.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 1.541      ;
; 175.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 1.541      ;
; 175.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.137      ; 1.541      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.917 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.145      ; 1.357      ;
; 175.962 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.109      ; 1.298      ;
; 176.135 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.109      ; 1.125      ;
; 176.136 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.109      ; 1.124      ;
; 176.149 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.110      ; 1.112      ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.462 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.796      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.639 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.760      ;
; 0.639 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.760      ;
; 0.639 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.760      ;
; 0.639 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.760      ;
; 0.639 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.760      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.001      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.738 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.860      ;
; 0.738 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.860      ;
; 0.743 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.009      ;
; 0.743 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.009      ;
; 0.743 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.009      ;
; 0.743 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.009      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.822 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.942      ;
; 0.822 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.942      ;
; 0.822 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.942      ;
; 0.822 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.942      ;
; 0.822 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.942      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.854 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.964      ;
; 0.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.965      ;
; 0.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.965      ;
; 0.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.965      ;
; 0.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.965      ;
; 0.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.965      ;
; 0.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.965      ;
; 0.882 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.163      ;
; 0.901 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.183      ;
; 0.902 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.184      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.905 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.171      ;
; 0.905 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.171      ;
; 0.905 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.171      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[2]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[0]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[1]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe15a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.549 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.575 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[8]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_writedata[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[9]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[8]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.694      ;
; 0.670 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.992      ;
; 0.670 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.992      ;
; 0.670 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.992      ;
; 0.670 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.992      ;
; 0.670 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[5]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.992      ;
; 0.670 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.992      ;
; 0.673 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.788      ;
; 0.673 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[23]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.788      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[14]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[17]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[18]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[13]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[12]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[15]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[11]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[29]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src2[27]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.815      ;
; 0.714 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.837      ;
; 0.714 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.837      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[0]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[0]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[1]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[4]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[6]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_control_rd_data[9]                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[0]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[4]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[1]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.746 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_ipending_reg[9]                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.864      ;
; 0.754 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.876      ;
; 0.754 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.876      ;
; 0.754 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.876      ;
; 0.754 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.876      ;
; 0.759 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.879      ;
; 0.759 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[4]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.879      ;
; 0.759 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.879      ;
; 0.759 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.879      ;
; 0.759 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.879      ;
; 0.759 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[0]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.879      ;
; 0.831 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.954      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.956      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[10]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.961      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|read_accepted                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_cnt[3]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_cnt[2]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_cnt[1]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_cnt[0]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.968      ;
; 0.850 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe17a[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.973      ;
; 0.850 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.973      ;
; 0.850 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[6]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.973      ;
; 0.850 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe17a[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.973      ;
; 0.850 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.973      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.708 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.993      ;
; 0.711 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.188      ; 1.003      ;
; 0.712 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.188      ; 1.004      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.841 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.233      ; 1.158      ;
; 0.860 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.188      ; 1.152      ;
; 1.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 1.310      ;
; 1.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 1.310      ;
; 1.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 1.310      ;
; 1.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 1.310      ;
; 1.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 1.310      ;
; 1.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 1.310      ;
; 1.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 1.310      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.172 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.299      ;
; 1.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 1.310      ;
; 1.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 1.310      ;
; 1.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 1.310      ;
; 1.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 1.310      ;
; 1.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 1.310      ;
; 1.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 1.310      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
; 1.191 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.317      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.834      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.843      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.850      ;
; 0.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.941      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.956      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.956      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.956      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.722 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[17]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 2.053      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|do_start_rx                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[7]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_clk_en                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[1]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[2]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[3]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[4]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[5]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[6]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|delayed_unxsync_rxdxx1                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 2.060      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][6]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][12]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][13]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][22]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][25]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][7]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][15]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.742 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][30]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 2.056      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.057      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.057      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.057      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.057      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.057      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.057      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.921 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.058      ;
; 1.922 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.052      ;
; 1.922 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.052      ;
; 1.922 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.052      ;
; 1.922 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.052      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|pre_txd                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|txd                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[0]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[0]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[0]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[1]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[1]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[1]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[1]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.063      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[1]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[1]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[2]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[2]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.063      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[3]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.063      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][4]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[4]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[4]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 2.059      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[4]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[4]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[4]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.056      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.063      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][5]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[5]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 2.059      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[5]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[5]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[5]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[5]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.063      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[5]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[6]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[6]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.060      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[6]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[6]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[6]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.058      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[6]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
; 1.925 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[8]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.061      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
Worst Case Available Settling Time: 16.358 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 0.403   ; 0.139 ; 4.729    ; 0.462   ; 0.205               ;
;  CLOCK_50                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  DVP_PCLK                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 6.416               ;
;  altera_reserved_tck                            ; 45.405  ; 0.186 ; 97.440   ; 0.713   ; 49.329              ;
;  sdram_clock                                    ; 3.251   ; 2.675 ; N/A      ; N/A     ; N/A                 ;
;  sdrclk_out_clock                               ; 2.026   ; 1.239 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_component|auto_generated|pll1|clk[1] ; 0.403   ; 0.155 ; 4.729    ; 0.549   ; 4.531               ;
;  u0|altpll_component|auto_generated|pll1|clk[2] ; 27.009  ; 0.186 ; 34.854   ; 1.722   ; 19.668              ;
;  u0|altpll_component|auto_generated|pll1|clk[3] ; 171.424 ; 0.179 ; 173.734  ; 0.708   ; 88.239              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 4.236   ; 0.139 ; 10.367   ; 0.462   ; 6.262               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.416   ; 0.193 ; N/A      ; N/A     ; 0.205               ;
; Design-wide TNS                                 ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  DVP_PCLK                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                            ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sdram_clock                                    ; 0.000   ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  sdrclk_out_clock                               ; 0.000   ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_PWR_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_XCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCK_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WSLED               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_PCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_HREF            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_VSYNC           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW_CD_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; DVP_XCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA_N[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TMDS_DATA_N[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA_N[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_CLOCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; WSLED               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; USER_LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; DVP_XCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA_N[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TMDS_DATA_N[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA_N[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_CLOCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TMDS_CLOCK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; WSLED               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_PWR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRCLK_OUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; DVP_XCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA_N[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TMDS_DATA_N[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA_N[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_CLOCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; WSLED               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; USER_LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; RESERVED_GND1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                            ; altera_reserved_tck                            ; 1083       ; 0        ; 30       ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                            ; false path ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock                                    ; 53         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock                               ; 1          ; 1        ; 0        ; 0        ;
; altera_reserved_tck                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 114449     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 139        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 11         ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 45         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 23932      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 11         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 1085       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2442       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 26         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 59617      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 41715      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 30         ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 103        ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                            ; altera_reserved_tck                            ; 1083       ; 0        ; 30       ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                            ; false path ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock                                    ; 53         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock                               ; 1          ; 1        ; 0        ; 0        ;
; altera_reserved_tck                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 114449     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 139        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 11         ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 45         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 23932      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 11         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 1085       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2442       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 26         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 59617      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 41715      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 30         ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 103        ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                            ; altera_reserved_tck                            ; 23       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1445     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 632      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 9        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 52       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                            ; altera_reserved_tck                            ; 23       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1445     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 632      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 9        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 52       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 555   ; 555  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
;                                                ; sdram_clock                                    ; Virtual   ; Constrained ;
;                                                ; sdrclk_out_clock                               ; Virtual   ; Constrained ;
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; DVP_PCLK                                       ; DVP_PCLK                                       ; Base      ; Constrained ;
; altera_reserved_tck                            ; altera_reserved_tck                            ; Base      ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GROVE1_D[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE1_D[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N             ; Partially constrained                                                                ;
; SD_DAT0             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW_CD_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GROVE1_D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE1_D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_PWR_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GROVE1_D[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE1_D[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N             ; Partially constrained                                                                ;
; SD_DAT0             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW_CD_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GROVE1_D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE1_D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_PWR_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jan 13 03:34:12 2023
Info: Command: quartus_sta wavplayer -c wavplayer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_9ms1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe9|dffe10a* 
    Info (332165): Entity dcfifo_nsd1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a* 
    Info (332165): Entity hdmi_tx_audiopacket_submodule
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcm_fs_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcmdata_reg[*]}]
    Info (332165): Entity peridot_vga
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|cdb_reset_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_fstart_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[0]}]
        Info (332166): set_false_path -from [get_registers {*peridot_vga:*|peridot_vga_pixel:u_pix|fiforeset_reg}]
        Info (332166): set_false_path -from [get_registers {*peridot_vga:*|peridot_vga_csr:u_csr|topaddr_out_reg[*]}] -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|lineaddr_reg[*]}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
    Info (332165): Entity video_syncgen
        Info (332166): set_false_path -to [get_registers {*video_syncgen:*|scan_in_reg}]
Info (332104): Reading SDC File: 'c4e_pcmplay_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c4e_pcmplay_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c4e_pcmplay_core/synthesis/submodules/c4e_pcmplay_core_nios2_tiny_cpu.sdc'
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -115.71 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[1]} {u0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[2]} {u0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 62 -multiply_by 7 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[3]} {u0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.416               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.026               0.000 sdrclk_out_clock 
    Info (332119):     3.251               0.000 sdram_clock 
    Info (332119):     4.236               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    27.009               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    45.405               0.000 altera_reserved_tck 
    Info (332119):   171.424               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.415               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.431               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.436               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.453               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.464               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.655               0.000 sdrclk_out_clock 
    Info (332119):     4.503               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 4.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.729               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.367               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.854               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    97.440               0.000 altera_reserved_tck 
    Info (332119):   173.734               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 1.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.092               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.325               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.673               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.723               0.000 altera_reserved_tck 
    Info (332119):     3.816               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.531               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.262               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.416               0.000 DVP_PCLK 
    Info (332119):     9.832               0.000 CLOCK_50 
    Info (332119):    19.690               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.599               0.000 altera_reserved_tck 
    Info (332119):    88.262               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 77 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
    Info (332114): Worst Case Available Settling Time: 12.371 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.560               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.142               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.228               0.000 sdrclk_out_clock 
    Info (332119):     3.788               0.000 sdram_clock 
    Info (332119):     4.816               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    27.780               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    45.821               0.000 altera_reserved_tck 
    Info (332119):   171.766               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.380               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.385               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.400               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.401               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.415               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.524               0.000 sdrclk_out_clock 
    Info (332119):     4.216               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 5.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.087               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.562               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.204               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    97.612               0.000 altera_reserved_tck 
    Info (332119):   173.915               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 0.945
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.945               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.187               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.526               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.563               0.000 altera_reserved_tck 
    Info (332119):     3.400               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.553               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.279               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.416               0.000 DVP_PCLK 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    19.668               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.511               0.000 altera_reserved_tck 
    Info (332119):    88.239               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 77 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
    Info (332114): Worst Case Available Settling Time: 12.735 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.682               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.734               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.535               0.000 sdrclk_out_clock 
    Info (332119):     5.861               0.000 sdram_clock 
    Info (332119):     9.431               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.284               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    48.436               0.000 altera_reserved_tck 
    Info (332119):   174.685               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.139               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.155               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.179               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.193               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.239               0.000 sdrclk_out_clock 
    Info (332119):     2.675               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 7.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.531               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.047               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    37.614               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    98.836               0.000 altera_reserved_tck 
    Info (332119):   175.540               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 0.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.462               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.549               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.708               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.713               0.000 altera_reserved_tck 
    Info (332119):     1.722               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.732               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.416               0.000 DVP_PCLK 
    Info (332119):     6.464               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 CLOCK_50 
    Info (332119):    19.773               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.329               0.000 altera_reserved_tck 
    Info (332119):    88.306               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 77 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
    Info (332114): Worst Case Available Settling Time: 16.358 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Fri Jan 13 03:34:21 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


