// Seed: 3276246564
module module_0 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri1 id_4
    , id_9,
    input tri1 id_5,
    input supply0 id_6,
    input tri id_7
);
  parameter id_10 = 1;
  assign module_1.id_13 = 0;
  assign id_4 = id_6;
  assign id_9 = -1'b0 == "";
  assign id_4 = id_9;
  tri id_11 = -1 ? 1'b0 : -1 > -1;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input tri id_6,
    input wor id_7,
    output tri id_8,
    output wire id_9,
    input uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_8,
      id_9,
      id_3,
      id_11,
      id_4
  );
endmodule
