<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonMachineScheduler.h source code [llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ConvergingVLIWScheduler,llvm::VLIWMachineScheduler,llvm::VLIWResourceModel "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonMachineScheduler.h.html'>HexagonMachineScheduler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonMachineScheduler.h - Custom Hexagon MI scheduler --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Custom Hexagon MI scheduler.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/DFAPacketizer.h.html">"llvm/CodeGen/DFAPacketizer.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html">"llvm/CodeGen/ScheduleHazardRecognizer.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" id="llvm::SUnit">SUnit</a>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="type def" id="llvm::VLIWResourceModel" title='llvm::VLIWResourceModel' data-ref="llvm::VLIWResourceModel">VLIWResourceModel</dfn> {</td></tr>
<tr><th id="36">36</th><td>  <i class="doc">/// ResourcesModel - Represents VLIW state.</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">  /// Not limited to VLIW targets per se, but assumes</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// definition of DFA by a target.</i></td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a> *<dfn class="decl" id="llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="decl" id="llvm::VLIWResourceModel::SchedModel" title='llvm::VLIWResourceModel::SchedModel' data-ref="llvm::VLIWResourceModel::SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <i class="doc">/// Local packet/bundle model. Purely</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">  /// internal to the MI schedulre at the time.</i></td></tr>
<tr><th id="45">45</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl" id="llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i class="doc">/// Total packets created.</i></td></tr>
<tr><th id="48">48</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::VLIWResourceModel::TotalPackets" title='llvm::VLIWResourceModel::TotalPackets' data-ref="llvm::VLIWResourceModel::TotalPackets">TotalPackets</dfn> = <var>0</var>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>public</b>:</td></tr>
<tr><th id="51">51</th><td>  <dfn class="decl def" id="_ZN4llvm17VLIWResourceModelC1ERKNS_19TargetSubtargetInfoEPKNS_16TargetSchedModelE" title='llvm::VLIWResourceModel::VLIWResourceModel' data-ref="_ZN4llvm17VLIWResourceModelC1ERKNS_19TargetSubtargetInfoEPKNS_16TargetSchedModelE">VLIWResourceModel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="1STI">STI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col2 decl" id="2SM" title='SM' data-type='const llvm::TargetSchedModel *' data-ref="2SM">SM</dfn>)</td></tr>
<tr><th id="52">52</th><td>      : <a class="member" href="#llvm::VLIWResourceModel::SchedModel" title='llvm::VLIWResourceModel::SchedModel' data-ref="llvm::VLIWResourceModel::SchedModel">SchedModel</a>(<a class="local col2 ref" href="#2SM" title='SM' data-ref="2SM">SM</a>) {</td></tr>
<tr><th id="53">53</th><td>    <a class="member" href="#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a> = <a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm15TargetInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>    <i>// This hard requirement could be relaxed,</i></td></tr>
<tr><th id="56">56</th><td><i>    // but for now do not let it proceed.</i></td></tr>
<tr><th id="57">57</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ResourcesModel &amp;&amp; &quot;Unimplemented CreateTargetScheduleState.&quot;) ? void (0) : __assert_fail (&quot;ResourcesModel &amp;&amp; \&quot;Unimplemented CreateTargetScheduleState.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h&quot;, 57, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a> &amp;&amp; <q>"Unimplemented CreateTargetScheduleState."</q>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>    <a class="member" href="#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="#llvm::VLIWResourceModel::SchedModel" title='llvm::VLIWResourceModel::SchedModel' data-ref="llvm::VLIWResourceModel::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>());</td></tr>
<tr><th id="60">60</th><td>    <a class="member" href="#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="61">61</th><td>    <a class="member" href="#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="62">62</th><td>  }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <dfn class="decl def" id="_ZN4llvm17VLIWResourceModelD1Ev" title='llvm::VLIWResourceModel::~VLIWResourceModel' data-ref="_ZN4llvm17VLIWResourceModelD1Ev">~VLIWResourceModel</dfn>() {</td></tr>
<tr><th id="65">65</th><td>    <b>delete</b> <a class="member" href="#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a>;</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm17VLIWResourceModel16resetPacketStateEv" title='llvm::VLIWResourceModel::resetPacketState' data-ref="_ZN4llvm17VLIWResourceModel16resetPacketStateEv">resetPacketState</dfn>() {</td></tr>
<tr><th id="69">69</th><td>    <a class="member" href="#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="70">70</th><td>  }</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm17VLIWResourceModel8resetDFAEv" title='llvm::VLIWResourceModel::resetDFA' data-ref="_ZN4llvm17VLIWResourceModel8resetDFAEv">resetDFA</dfn>() {</td></tr>
<tr><th id="73">73</th><td>    <a class="member" href="#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm17VLIWResourceModel5resetEv" title='llvm::VLIWResourceModel::reset' data-ref="_ZN4llvm17VLIWResourceModel5resetEv">reset</dfn>() {</td></tr>
<tr><th id="77">77</th><td>    <a class="member" href="#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="78">78</th><td>    <a class="member" href="#llvm::VLIWResourceModel::ResourcesModel" title='llvm::VLIWResourceModel::ResourcesModel' data-ref="llvm::VLIWResourceModel::ResourcesModel">ResourcesModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" title='llvm::VLIWResourceModel::isResourceAvailable' data-ref="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb" id="_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb">isResourceAvailable</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="3SU" title='SU' data-type='llvm::SUnit *' data-ref="3SU">SU</dfn>, <em>bool</em> <dfn class="local col4 decl" id="4IsTop" title='IsTop' data-type='bool' data-ref="4IsTop">IsTop</dfn>);</td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb" title='llvm::VLIWResourceModel::reserveResources' data-ref="_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb" id="_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb">reserveResources</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="5SU" title='SU' data-type='llvm::SUnit *' data-ref="5SU">SU</dfn>, <em>bool</em> <dfn class="local col6 decl" id="6IsTop" title='IsTop' data-type='bool' data-ref="6IsTop">IsTop</dfn>);</td></tr>
<tr><th id="83">83</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm17VLIWResourceModel15getTotalPacketsEv" title='llvm::VLIWResourceModel::getTotalPackets' data-ref="_ZNK4llvm17VLIWResourceModel15getTotalPacketsEv">getTotalPackets</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::VLIWResourceModel::TotalPackets" title='llvm::VLIWResourceModel::TotalPackets' data-ref="llvm::VLIWResourceModel::TotalPackets">TotalPackets</a>; }</td></tr>
<tr><th id="84">84</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE" title='llvm::VLIWResourceModel::isInPacket' data-ref="_ZNK4llvm17VLIWResourceModel10isInPacketEPNS_5SUnitE">isInPacket</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="7SU" title='SU' data-type='llvm::SUnit *' data-ref="7SU">SU</dfn>) <em>const</em> { <b>return</b> <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<a class="member" href="#llvm::VLIWResourceModel::Packet" title='llvm::VLIWResourceModel::Packet' data-ref="llvm::VLIWResourceModel::Packet">Packet</a>, <a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>); }</td></tr>
<tr><th id="85">85</th><td>};</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i class="doc">/// Extend the standard ScheduleDAGMI to provide more context and override the</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">/// top-level schedule() driver.</i></td></tr>
<tr><th id="89">89</th><td><b>class</b> <dfn class="type def" id="llvm::VLIWMachineScheduler" title='llvm::VLIWMachineScheduler' data-ref="llvm::VLIWMachineScheduler">VLIWMachineScheduler</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> {</td></tr>
<tr><th id="90">90</th><td><b>public</b>:</td></tr>
<tr><th id="91">91</th><td>  <dfn class="decl def" id="_ZN4llvm20VLIWMachineSchedulerC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::VLIWMachineScheduler::VLIWMachineScheduler' data-ref="_ZN4llvm20VLIWMachineSchedulerC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">VLIWMachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col8 decl" id="8C" title='C' data-type='llvm::MachineSchedContext *' data-ref="8C">C</dfn>,</td></tr>
<tr><th id="92">92</th><td>                       <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a>&gt; <dfn class="local col9 decl" id="9S" title='S' data-type='std::unique_ptr&lt;MachineSchedStrategy&gt;' data-ref="9S">S</dfn>)</td></tr>
<tr><th id="93">93</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col8 ref" href="#8C" title='C' data-ref="8C">C</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col9 ref" href="#9S" title='S' data-ref="9S">S</a></span>)) {}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc">/// Schedule - This is called back from ScheduleDAGInstrs::Run() when it's</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  /// time to do some work.</i></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <a class="virtual decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm20VLIWMachineScheduler8scheduleEv" title='llvm::VLIWMachineScheduler::schedule' data-ref="_ZN4llvm20VLIWMachineScheduler8scheduleEv" id="_ZN4llvm20VLIWMachineScheduler8scheduleEv">schedule</a>() override;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> *<dfn class="decl def" id="_ZN4llvm20VLIWMachineScheduler15getRegClassInfoEv" title='llvm::VLIWMachineScheduler::getRegClassInfo' data-ref="_ZN4llvm20VLIWMachineScheduler15getRegClassInfoEv">getRegClassInfo</dfn>() { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</a>; }</td></tr>
<tr><th id="100">100</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm20VLIWMachineScheduler9getBBSizeEv" title='llvm::VLIWMachineScheduler::getBBSize' data-ref="_ZN4llvm20VLIWMachineScheduler9getBBSizeEv">getBBSize</dfn>() { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>(); }</td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="104">104</th><td><i>// ConvergingVLIWScheduler - Implementation of the standard</i></td></tr>
<tr><th id="105">105</th><td><i>// MachineSchedStrategy.</i></td></tr>
<tr><th id="106">106</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="107">107</th><td><i></i></td></tr>
<tr><th id="108">108</th><td><i>/// ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics</i></td></tr>
<tr><th id="109">109</th><td><i>/// to balance the schedule.</i></td></tr>
<tr><th id="110">110</th><td><b>class</b> <dfn class="type def" id="llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a> {</td></tr>
<tr><th id="111">111</th><td>  <i class="doc">/// Store the state used by ConvergingVLIWScheduler heuristics, required</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  ///  for the lifetime of one invocation of pickNode().</i></td></tr>
<tr><th id="113">113</th><td>  <b>struct</b> <dfn class="type def" id="llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</dfn> {</td></tr>
<tr><th id="114">114</th><td>    <i>// The best SUnit candidate.</i></td></tr>
<tr><th id="115">115</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::ConvergingVLIWScheduler::SchedCandidate::SU" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SU' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SU">SU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <i>// Register pressure values for the best candidate.</i></td></tr>
<tr><th id="118">118</th><td>    <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta" title='llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta">RPDelta</dfn>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>    <i>// Best scheduling cost.</i></td></tr>
<tr><th id="121">121</th><td>    <em>int</em> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SCost' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate::SCost">SCost</dfn> = <var>0</var>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>    <dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev" title='llvm::ConvergingVLIWScheduler::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedCandidateC1Ev">SchedCandidate</dfn>() = <b>default</b>;</td></tr>
<tr><th id="124">124</th><td>  };</td></tr>
<tr><th id="125">125</th><td>  <i class="doc">/// Represent the type of SchedCandidate found within a single queue.</i></td></tr>
<tr><th id="126">126</th><td>  <b>enum</b> <dfn class="type def" id="llvm::ConvergingVLIWScheduler::CandResult" title='llvm::ConvergingVLIWScheduler::CandResult' data-ref="llvm::ConvergingVLIWScheduler::CandResult">CandResult</dfn> {</td></tr>
<tr><th id="127">127</th><td>    <dfn class="enum" id="llvm::ConvergingVLIWScheduler::CandResult::NoCand" title='llvm::ConvergingVLIWScheduler::CandResult::NoCand' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NoCand">NoCand</dfn>, <dfn class="enum" id="llvm::ConvergingVLIWScheduler::CandResult::NodeOrder" title='llvm::ConvergingVLIWScheduler::CandResult::NodeOrder' data-ref="llvm::ConvergingVLIWScheduler::CandResult::NodeOrder">NodeOrder</dfn>, <dfn class="enum" id="llvm::ConvergingVLIWScheduler::CandResult::SingleExcess" title='llvm::ConvergingVLIWScheduler::CandResult::SingleExcess' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleExcess">SingleExcess</dfn>, <dfn class="enum" id="llvm::ConvergingVLIWScheduler::CandResult::SingleCritical" title='llvm::ConvergingVLIWScheduler::CandResult::SingleCritical' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleCritical">SingleCritical</dfn>, <dfn class="enum" id="llvm::ConvergingVLIWScheduler::CandResult::SingleMax" title='llvm::ConvergingVLIWScheduler::CandResult::SingleMax' data-ref="llvm::ConvergingVLIWScheduler::CandResult::SingleMax">SingleMax</dfn>, <dfn class="enum" id="llvm::ConvergingVLIWScheduler::CandResult::MultiPressure" title='llvm::ConvergingVLIWScheduler::CandResult::MultiPressure' data-ref="llvm::ConvergingVLIWScheduler::CandResult::MultiPressure">MultiPressure</dfn>,</td></tr>
<tr><th id="128">128</th><td>    <dfn class="enum" id="llvm::ConvergingVLIWScheduler::CandResult::BestCost" title='llvm::ConvergingVLIWScheduler::CandResult::BestCost' data-ref="llvm::ConvergingVLIWScheduler::CandResult::BestCost">BestCost</dfn>, <dfn class="enum" id="llvm::ConvergingVLIWScheduler::CandResult::Weak" title='llvm::ConvergingVLIWScheduler::CandResult::Weak' data-ref="llvm::ConvergingVLIWScheduler::CandResult::Weak">Weak</dfn>};</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i class="doc">/// Each Scheduling boundary is associated with ready queues. It tracks the</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">  /// current cycle in whichever direction at has moved, and maintains the state</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// of "hazards" and other interlocks at the current cycle.</i></td></tr>
<tr><th id="133">133</th><td>  <b>struct</b> <dfn class="type def" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</dfn> {</td></tr>
<tr><th id="134">134</th><td>    <a class="type" href="#llvm::VLIWMachineScheduler" title='llvm::VLIWMachineScheduler' data-ref="llvm::VLIWMachineScheduler">VLIWMachineScheduler</a> *<dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG">DAG</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="135">135</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel">SchedModel</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</dfn>;</td></tr>
<tr><th id="138">138</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</dfn>;</td></tr>
<tr><th id="139">139</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CheckPending">CheckPending</dfn> = <b>false</b>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="142">142</th><td>    <a class="type" href="#llvm::VLIWResourceModel" title='llvm::VLIWResourceModel' data-ref="llvm::VLIWResourceModel">VLIWResourceModel</a> *<dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</dfn> = <var>0</var>;</td></tr>
<tr><th id="145">145</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount">IssueCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="146">146</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength">CriticalPathLength</dfn> = <var>0</var>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>    <i class="doc">/// MinReadyCycle - Cycle of the soonest available instruction.</i></td></tr>
<tr><th id="149">149</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MinReadyCycle">MinReadyCycle</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <i>// Remember the greatest min operand latency.</i></td></tr>
<tr><th id="152">152</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency">MaxMinLatency</dfn> = <var>0</var>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>    <i class="doc">/// Pending queues extend the ready queues with the same ID and the</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">    /// PendingFlag set.</i></td></tr>
<tr><th id="156">156</th><td>    <dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundaryC1EjRKNS_5TwineE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::VLIWSchedBoundary' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundaryC1EjRKNS_5TwineE">VLIWSchedBoundary</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10ID" title='ID' data-type='unsigned int' data-ref="10ID">ID</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col1 decl" id="11Name" title='Name' data-type='const llvm::Twine &amp;' data-ref="11Name">Name</dfn>)</td></tr>
<tr><th id="157">157</th><td>        : <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE" title='llvm::ReadyQueue::ReadyQueue' data-ref="_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE">(</a><a class="local col0 ref" href="#10ID" title='ID' data-ref="10ID">ID</a>, <a class="local col1 ref" href="#11Name" title='Name' data-ref="11Name">Name</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a><a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>".A"</q>),</td></tr>
<tr><th id="158">158</th><td>          <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending">Pending</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE" title='llvm::ReadyQueue::ReadyQueue' data-ref="_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE">(</a><a class="local col0 ref" href="#10ID" title='ID' data-ref="10ID">ID</a> &lt;&lt; <a class="type" href="#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="enum" href="#llvm::ConvergingVLIWScheduler::LogMaxQID" title='llvm::ConvergingVLIWScheduler::LogMaxQID' data-ref="llvm::ConvergingVLIWScheduler::LogMaxQID">LogMaxQID</a>, <a class="local col1 ref" href="#11Name" title='Name' data-ref="11Name">Name</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a><a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>".P"</q>) {}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundaryD1Ev" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::~VLIWSchedBoundary' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundaryD1Ev">~VLIWSchedBoundary</dfn>() {</td></tr>
<tr><th id="161">161</th><td>      <b>delete</b> <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>;</td></tr>
<tr><th id="162">162</th><td>      <b>delete</b> <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec">HazardRec</a>;</td></tr>
<tr><th id="163">163</th><td>    }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary4initEPNS_20VLIWMachineSchedulerEPKNS_16TargetSchedModelE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::init' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary4initEPNS_20VLIWMachineSchedulerEPKNS_16TargetSchedModelE">init</dfn>(<a class="type" href="#llvm::VLIWMachineScheduler" title='llvm::VLIWMachineScheduler' data-ref="llvm::VLIWMachineScheduler">VLIWMachineScheduler</a> *<dfn class="local col2 decl" id="12dag" title='dag' data-type='llvm::VLIWMachineScheduler *' data-ref="12dag">dag</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col3 decl" id="13smodel" title='smodel' data-type='const llvm::TargetSchedModel *' data-ref="13smodel">smodel</dfn>) {</td></tr>
<tr><th id="166">166</th><td>      <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG">DAG</a> = <a class="local col2 ref" href="#12dag" title='dag' data-ref="12dag">dag</a>;</td></tr>
<tr><th id="167">167</th><td>      <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel">SchedModel</a> = <a class="local col3 ref" href="#13smodel" title='smodel' data-ref="13smodel">smodel</a>;</td></tr>
<tr><th id="168">168</th><td>      <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> = <var>0</var>;</td></tr>
<tr><th id="169">169</th><td>      <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::IssueCount">IssueCount</a> = <var>0</var>;</td></tr>
<tr><th id="170">170</th><td>      <i>// Initialize the critical path length limit, which used by the scheduling</i></td></tr>
<tr><th id="171">171</th><td><i>      // cost model to determine the value for scheduling an instruction. We use</i></td></tr>
<tr><th id="172">172</th><td><i>      // a slightly different heuristic for small and large functions. For small</i></td></tr>
<tr><th id="173">173</th><td><i>      // functions, it's important to use the height/depth of the instruction.</i></td></tr>
<tr><th id="174">174</th><td><i>      // For large functions, prioritizing by height or depth increases spills.</i></td></tr>
<tr><th id="175">175</th><td>      <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength">CriticalPathLength</a> = <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm20VLIWMachineScheduler9getBBSizeEv" title='llvm::VLIWMachineScheduler::getBBSize' data-ref="_ZN4llvm20VLIWMachineScheduler9getBBSizeEv">getBBSize</a>() / <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>();</td></tr>
<tr><th id="176">176</th><td>      <b>if</b> (<a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm20VLIWMachineScheduler9getBBSizeEv" title='llvm::VLIWMachineScheduler::getBBSize' data-ref="_ZN4llvm20VLIWMachineScheduler9getBBSizeEv">getBBSize</a>() &lt; <var>50</var>)</td></tr>
<tr><th id="177">177</th><td>        <i>// We divide by two as a cheap and simple heuristic to reduce the</i></td></tr>
<tr><th id="178">178</th><td><i>        // critcal path length, which increases the priority of using the graph</i></td></tr>
<tr><th id="179">179</th><td><i>        // height/depth in the scheduler's cost computation.</i></td></tr>
<tr><th id="180">180</th><td>        <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength">CriticalPathLength</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="181">181</th><td>      <b>else</b> {</td></tr>
<tr><th id="182">182</th><td>        <i>// For large basic blocks, we prefer a larger critical path length to</i></td></tr>
<tr><th id="183">183</th><td><i>        // decrease the priority of using the graph height/depth.</i></td></tr>
<tr><th id="184">184</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="14MaxPath" title='MaxPath' data-type='unsigned int' data-ref="14MaxPath">MaxPath</dfn> = <var>0</var>;</td></tr>
<tr><th id="185">185</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="15SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="15SU">SU</dfn> : <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>)</td></tr>
<tr><th id="186">186</th><td>          <a class="local col4 ref" href="#14MaxPath" title='MaxPath' data-ref="14MaxPath">MaxPath</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col4 ref" href="#14MaxPath" title='MaxPath' data-ref="14MaxPath">MaxPath</a>, <a class="member" href="#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>() ? <a class="local col5 ref" href="#15SU" title='SU' data-ref="15SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() : <a class="local col5 ref" href="#15SU" title='SU' data-ref="15SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>());</td></tr>
<tr><th id="187">187</th><td>        <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength">CriticalPathLength</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength">CriticalPathLength</a>, <a class="local col4 ref" href="#14MaxPath" title='MaxPath' data-ref="14MaxPath">MaxPath</a>) + <var>1</var>;</td></tr>
<tr><th id="188">188</th><td>      }</td></tr>
<tr><th id="189">189</th><td>    }</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</dfn>() <em>const</em> {</td></tr>
<tr><th id="192">192</th><td>      <b>return</b> <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="type" href="#llvm::ConvergingVLIWScheduler" title='llvm::ConvergingVLIWScheduler' data-ref="llvm::ConvergingVLIWScheduler">ConvergingVLIWScheduler</a>::<a class="enum" href="#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>;</td></tr>
<tr><th id="193">193</th><td>    }</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <em>bool</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="16SU" title='SU' data-type='llvm::SUnit *' data-ref="16SU">SU</dfn>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>    <em>void</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="17SU" title='SU' data-type='llvm::SUnit *' data-ref="17SU">SU</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="18ReadyCycle">ReadyCycle</dfn>);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>    <em>void</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv">bumpCycle</a>();</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>    <em>void</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="19SU" title='SU' data-type='llvm::SUnit *' data-ref="19SU">SU</dfn>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <em>void</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releasePending' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14releasePendingEv">releasePending</a>();</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>    <em>void</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::removeReady' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="20SU" title='SU' data-type='llvm::SUnit *' data-ref="20SU">SU</dfn>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>    <em>bool</em> <dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary14isLatencyBoundEPNS_5SUnitE">isLatencyBound</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="21SU" title='SU' data-type='llvm::SUnit *' data-ref="21SU">SU</dfn>) {</td></tr>
<tr><th id="210">210</th><td>      <b>if</b> (<a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> &gt;= <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength">CriticalPathLength</a>)</td></tr>
<tr><th id="211">211</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="212">212</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="22PathLength" title='PathLength' data-type='unsigned int' data-ref="22PathLength">PathLength</dfn> = <a class="member" href="#_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isTop' data-ref="_ZNK4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary5isTopEv">isTop</a>() ? <a class="local col1 ref" href="#21SU" title='SU' data-ref="21SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() : <a class="local col1 ref" href="#21SU" title='SU' data-ref="21SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="213">213</th><td>      <b>return</b> <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CriticalPathLength">CriticalPathLength</a> - <a class="member" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle">CurrCycle</a> &lt;= <a class="local col2 ref" href="#22PathLength" title='PathLength' data-ref="22PathLength">PathLength</a>;</td></tr>
<tr><th id="214">214</th><td>    }</td></tr>
<tr><th id="215">215</th><td>  };</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <a class="type" href="#llvm::VLIWMachineScheduler" title='llvm::VLIWMachineScheduler' data-ref="llvm::VLIWMachineScheduler">VLIWMachineScheduler</a> *<dfn class="decl" id="llvm::ConvergingVLIWScheduler::DAG" title='llvm::ConvergingVLIWScheduler::DAG' data-ref="llvm::ConvergingVLIWScheduler::DAG">DAG</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="218">218</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="decl" id="llvm::ConvergingVLIWScheduler::SchedModel" title='llvm::ConvergingVLIWScheduler::SchedModel' data-ref="llvm::ConvergingVLIWScheduler::SchedModel">SchedModel</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i>// State of the top and bottom scheduled instruction boundaries.</i></td></tr>
<tr><th id="221">221</th><td>  <a class="type" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</dfn>;</td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a> <dfn class="decl" id="llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</dfn>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <i class="doc">/// List of pressure sets that have a high pressure level in the region.</i></td></tr>
<tr><th id="225">225</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>bool</em>&gt; <dfn class="decl" id="llvm::ConvergingVLIWScheduler::HighPressureSets" title='llvm::ConvergingVLIWScheduler::HighPressureSets' data-ref="llvm::ConvergingVLIWScheduler::HighPressureSets">HighPressureSets</dfn>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><b>public</b>:</td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// SUnit::NodeQueueId: 0 (none), 1 (top), 2 (bot), 3 (both)</i></td></tr>
<tr><th id="229">229</th><td>  <b>enum</b> {</td></tr>
<tr><th id="230">230</th><td>    <dfn class="enum" id="llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</dfn> = <var>1</var>,</td></tr>
<tr><th id="231">231</th><td>    <dfn class="enum" id="llvm::ConvergingVLIWScheduler::BotQID" title='llvm::ConvergingVLIWScheduler::BotQID' data-ref="llvm::ConvergingVLIWScheduler::BotQID">BotQID</dfn> = <var>2</var>,</td></tr>
<tr><th id="232">232</th><td>    <dfn class="enum" id="llvm::ConvergingVLIWScheduler::LogMaxQID" title='llvm::ConvergingVLIWScheduler::LogMaxQID' data-ref="llvm::ConvergingVLIWScheduler::LogMaxQID">LogMaxQID</dfn> = <var>2</var></td></tr>
<tr><th id="233">233</th><td>  };</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <dfn class="decl def" id="_ZN4llvm23ConvergingVLIWSchedulerC1Ev" title='llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler' data-ref="_ZN4llvm23ConvergingVLIWSchedulerC1Ev">ConvergingVLIWScheduler</dfn>() : <a class="member" href="#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a><a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundaryC1EjRKNS_5TwineE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::VLIWSchedBoundary' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundaryC1EjRKNS_5TwineE">(</a><a class="enum" href="#llvm::ConvergingVLIWScheduler::TopQID" title='llvm::ConvergingVLIWScheduler::TopQID' data-ref="llvm::ConvergingVLIWScheduler::TopQID">TopQID</a>, <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"TopQ"</q>), <a class="member" href="#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a><a class="ref" href="#_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundaryC1EjRKNS_5TwineE" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::VLIWSchedBoundary' data-ref="_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundaryC1EjRKNS_5TwineE">(</a><a class="enum" href="#llvm::ConvergingVLIWScheduler::BotQID" title='llvm::ConvergingVLIWScheduler::BotQID' data-ref="llvm::ConvergingVLIWScheduler::BotQID">BotQID</a>, <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"BotQ"</q>) {}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <em>void</em> <a class="virtual decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE" title='llvm::ConvergingVLIWScheduler::initialize' data-ref="_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE" id="_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col3 decl" id="23dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="23dag">dag</dfn>) override;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="virtual decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler8pickNodeERb" title='llvm::ConvergingVLIWScheduler::pickNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler8pickNodeERb" id="_ZN4llvm23ConvergingVLIWScheduler8pickNodeERb">pickNode</a>(<em>bool</em> &amp;<dfn class="local col4 decl" id="24IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="24IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <em>void</em> <a class="virtual decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler9schedNodeEPNS_5SUnitEb" title='llvm::ConvergingVLIWScheduler::schedNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler9schedNodeEPNS_5SUnitEb" id="_ZN4llvm23ConvergingVLIWScheduler9schedNodeEPNS_5SUnitEb">schedNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="25SU" title='SU' data-type='llvm::SUnit *' data-ref="25SU">SU</dfn>, <em>bool</em> <dfn class="local col6 decl" id="26IsTopNode" title='IsTopNode' data-type='bool' data-ref="26IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <em>void</em> <a class="virtual decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler14releaseTopNodeEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::releaseTopNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler14releaseTopNodeEPNS_5SUnitE" id="_ZN4llvm23ConvergingVLIWScheduler14releaseTopNodeEPNS_5SUnitE">releaseTopNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="27SU" title='SU' data-type='llvm::SUnit *' data-ref="27SU">SU</dfn>) override;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>void</em> <a class="virtual decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17releaseBottomNodeEPNS_5SUnitE" title='llvm::ConvergingVLIWScheduler::releaseBottomNode' data-ref="_ZN4llvm23ConvergingVLIWScheduler17releaseBottomNodeEPNS_5SUnitE" id="_ZN4llvm23ConvergingVLIWScheduler17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="28SU" title='SU' data-type='llvm::SUnit *' data-ref="28SU">SU</dfn>) override;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm23ConvergingVLIWScheduler13reportPacketsEv" title='llvm::ConvergingVLIWScheduler::reportPackets' data-ref="_ZN4llvm23ConvergingVLIWScheduler13reportPacketsEv">reportPackets</dfn>() {</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> <a class="member" href="#llvm::ConvergingVLIWScheduler::Top" title='llvm::ConvergingVLIWScheduler::Top' data-ref="llvm::ConvergingVLIWScheduler::Top">Top</a>.<a class="ref" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZNK4llvm17VLIWResourceModel15getTotalPacketsEv" title='llvm::VLIWResourceModel::getTotalPackets' data-ref="_ZNK4llvm17VLIWResourceModel15getTotalPacketsEv">getTotalPackets</a>() +</td></tr>
<tr><th id="249">249</th><td>           <a class="member" href="#llvm::ConvergingVLIWScheduler::Bot" title='llvm::ConvergingVLIWScheduler::Bot' data-ref="llvm::ConvergingVLIWScheduler::Bot">Bot</a>.<a class="ref" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel">ResourceModel</a>-&gt;<a class="ref" href="#_ZNK4llvm17VLIWResourceModel15getTotalPacketsEv" title='llvm::VLIWResourceModel::getTotalPackets' data-ref="_ZNK4llvm17VLIWResourceModel15getTotalPacketsEv">getTotalPackets</a>();</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><b>protected</b>:</td></tr>
<tr><th id="253">253</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler20pickNodeBidrectionalERb" title='llvm::ConvergingVLIWScheduler::pickNodeBidrectional' data-ref="_ZN4llvm23ConvergingVLIWScheduler20pickNodeBidrectionalERb" id="_ZN4llvm23ConvergingVLIWScheduler20pickNodeBidrectionalERb">pickNodeBidrectional</a>(<em>bool</em> &amp;<dfn class="local col9 decl" id="29IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="29IsTopNode">IsTopNode</dfn>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <em>int</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler14pressureChangeEPKNS_5SUnitEb" title='llvm::ConvergingVLIWScheduler::pressureChange' data-ref="_ZN4llvm23ConvergingVLIWScheduler14pressureChangeEPKNS_5SUnitEb" id="_ZN4llvm23ConvergingVLIWScheduler14pressureChangeEPKNS_5SUnitEb">pressureChange</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="30SU" title='SU' data-type='const llvm::SUnit *' data-ref="30SU">SU</dfn>, <em>bool</em> <dfn class="local col1 decl" id="31isBotUp" title='isBotUp' data-type='bool' data-ref="31isBotUp">isBotUp</dfn>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <em>int</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb" title='llvm::ConvergingVLIWScheduler::SchedulingCost' data-ref="_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb" id="_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb">SchedulingCost</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col2 decl" id="32Q" title='Q' data-type='llvm::ReadyQueue &amp;' data-ref="32Q">Q</dfn>,</td></tr>
<tr><th id="258">258</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="33SU" title='SU' data-type='llvm::SUnit *' data-ref="33SU">SU</dfn>, <a class="type" href="#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col4 decl" id="34Candidate" title='Candidate' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate &amp;' data-ref="34Candidate">Candidate</dfn>,</td></tr>
<tr><th id="259">259</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col5 decl" id="35Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="35Delta">Delta</dfn>, <em>bool</em> <dfn class="local col6 decl" id="36verbose" title='verbose' data-type='bool' data-ref="36verbose">verbose</dfn>);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="#llvm::ConvergingVLIWScheduler::CandResult" title='llvm::ConvergingVLIWScheduler::CandResult' data-ref="llvm::ConvergingVLIWScheduler::CandResult">CandResult</a> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE" title='llvm::ConvergingVLIWScheduler::pickNodeFromQueue' data-ref="_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE" id="_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE">pickNodeFromQueue</a>(<a class="type" href="#llvm::ConvergingVLIWScheduler::VLIWSchedBoundary" title='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary' data-ref="llvm::ConvergingVLIWScheduler::VLIWSchedBoundary">VLIWSchedBoundary</a> &amp;<dfn class="local col7 decl" id="37Zone" title='Zone' data-type='llvm::ConvergingVLIWScheduler::VLIWSchedBoundary &amp;' data-ref="37Zone">Zone</dfn>,</td></tr>
<tr><th id="262">262</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col8 decl" id="38RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="38RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="263">263</th><td>                               <a class="type" href="#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col9 decl" id="39Candidate" title='Candidate' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate &amp;' data-ref="39Candidate">Candidate</dfn>);</td></tr>
<tr><th id="264">264</th><td><u>#<span data-ppcond="264">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="265">265</th><td>  <em>void</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" title='llvm::ConvergingVLIWScheduler::traceCandidate' data-ref="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE" id="_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE">traceCandidate</a>(<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="40Label" title='Label' data-type='const char *' data-ref="40Label">Label</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col1 decl" id="41Q" title='Q' data-type='const llvm::ReadyQueue &amp;' data-ref="41Q">Q</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="42SU" title='SU' data-type='llvm::SUnit *' data-ref="42SU">SU</dfn>,</td></tr>
<tr><th id="266">266</th><td>                      <em>int</em> <dfn class="local col3 decl" id="43Cost" title='Cost' data-type='int' data-ref="43Cost">Cost</dfn>, <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> <dfn class="local col4 decl" id="44P" title='P' data-type='llvm::PressureChange' data-ref="44P">P</dfn> = <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ev" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ev">(</a>));</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <em>void</em> <a class="decl" href="HexagonMachineScheduler.cpp.html#_ZN4llvm23ConvergingVLIWScheduler21readyQueueVerboseDumpERKNS_18RegPressureTrackerERNS0_14SchedCandidateERNS_10ReadyQueueE" title='llvm::ConvergingVLIWScheduler::readyQueueVerboseDump' data-ref="_ZN4llvm23ConvergingVLIWScheduler21readyQueueVerboseDumpERKNS_18RegPressureTrackerERNS0_14SchedCandidateERNS_10ReadyQueueE" id="_ZN4llvm23ConvergingVLIWScheduler21readyQueueVerboseDumpERKNS_18RegPressureTrackerERNS0_14SchedCandidateERNS_10ReadyQueueE">readyQueueVerboseDump</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col5 decl" id="45RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="45RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="269">269</th><td>                             <a class="type" href="#llvm::ConvergingVLIWScheduler::SchedCandidate" title='llvm::ConvergingVLIWScheduler::SchedCandidate' data-ref="llvm::ConvergingVLIWScheduler::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="46Candidate" title='Candidate' data-type='llvm::ConvergingVLIWScheduler::SchedCandidate &amp;' data-ref="46Candidate">Candidate</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col7 decl" id="47Q" title='Q' data-type='llvm::ReadyQueue &amp;' data-ref="47Q">Q</dfn>);</td></tr>
<tr><th id="270">270</th><td><u>#<span data-ppcond="264">endif</span></u></td></tr>
<tr><th id="271">271</th><td>};</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='HexagonMachineScheduler.cpp.html'>llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
