#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb  5 20:22:37 2020
# Process ID: 6893
# Current directory: /ectf_master/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1
# Command line: vivado -log system_data_lmb_v10_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_data_lmb_v10_1_0.tcl
# Log file: /ectf_master/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/system_data_lmb_v10_1_0.vds
# Journal file: /ectf_master/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_data_lmb_v10_1_0.tcl -notrace
Command: synth_design -top system_data_lmb_v10_1_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6942 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1230.809 ; gain = 86.000 ; free physical = 125 ; free virtual = 10895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_data_lmb_v10_1_0' [/ectf_master/pl/src/bd/system/ip/system_data_lmb_v10_1_0/synth/system_data_lmb_v10_1_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/ectf_master/pl/src/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/ectf_master/pl/src/bd/system/ip/system_data_lmb_v10_1_0/synth/system_data_lmb_v10_1_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/ectf_master/pl/src/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [/ectf_master/pl/src/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (1#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (2#1) [/ectf_master/pl/src/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'system_data_lmb_v10_1_0' (3#1) [/ectf_master/pl/src/bd/system/ip/system_data_lmb_v10_1_0/synth/system_data_lmb_v10_1_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1273.340 ; gain = 128.531 ; free physical = 288 ; free virtual = 10869
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.340 ; gain = 128.531 ; free physical = 271 ; free virtual = 10856
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:23 . Memory (MB): peak = 1510.957 ; gain = 8.000 ; free physical = 258 ; free virtual = 9431
Finished Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf_master/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.xdc] for cell 'U0'
Parsing XDC File [/ectf_master/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ectf_master/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:01 . Memory (MB): peak = 1510.957 ; gain = 0.000 ; free physical = 217 ; free virtual = 9426
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:03:14 . Memory (MB): peak = 1510.957 ; gain = 366.148 ; free physical = 420 ; free virtual = 9743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:03:14 . Memory (MB): peak = 1510.957 ; gain = 366.148 ; free physical = 419 ; free virtual = 9743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /ectf_master/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:03:14 . Memory (MB): peak = 1510.957 ; gain = 366.148 ; free physical = 428 ; free virtual = 9749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:03:15 . Memory (MB): peak = 1510.957 ; gain = 366.148 ; free physical = 415 ; free virtual = 9741
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:03:16 . Memory (MB): peak = 1510.957 ; gain = 366.148 ; free physical = 412 ; free virtual = 9742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:03:50 . Memory (MB): peak = 1545.957 ; gain = 401.148 ; free physical = 265 ; free virtual = 9135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:03:53 . Memory (MB): peak = 1545.957 ; gain = 401.148 ; free physical = 152 ; free virtual = 9080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:03:54 . Memory (MB): peak = 1554.973 ; gain = 410.164 ; free physical = 133 ; free virtual = 9070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:03:59 . Memory (MB): peak = 1554.973 ; gain = 410.164 ; free physical = 150 ; free virtual = 9042
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:03:59 . Memory (MB): peak = 1554.973 ; gain = 410.164 ; free physical = 148 ; free virtual = 9041
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:03:59 . Memory (MB): peak = 1554.973 ; gain = 410.164 ; free physical = 147 ; free virtual = 9041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:03:59 . Memory (MB): peak = 1554.973 ; gain = 410.164 ; free physical = 147 ; free virtual = 9041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:03:59 . Memory (MB): peak = 1554.973 ; gain = 410.164 ; free physical = 146 ; free virtual = 9041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:03:59 . Memory (MB): peak = 1554.973 ; gain = 410.164 ; free physical = 146 ; free virtual = 9041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |     1|
|2     |  U0     |lmb_v10 |     1|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:03:59 . Memory (MB): peak = 1554.973 ; gain = 410.164 ; free physical = 146 ; free virtual = 9041
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:39 . Memory (MB): peak = 1554.973 ; gain = 172.547 ; free physical = 247 ; free virtual = 9146
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:04:01 . Memory (MB): peak = 1554.980 ; gain = 410.164 ; free physical = 297 ; free virtual = 9203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:04:42 . Memory (MB): peak = 1561.973 ; gain = 430.535 ; free physical = 388 ; free virtual = 9120
INFO: [Common 17-1381] The checkpoint '/ectf_master/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/system_data_lmb_v10_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /ectf_master/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.xci
INFO: [Common 17-1381] The checkpoint '/ectf_master/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/system_data_lmb_v10_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_data_lmb_v10_1_0_utilization_synth.rpt -pb system_data_lmb_v10_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1565.973 ; gain = 0.000 ; free physical = 343 ; free virtual = 9126
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 20:27:57 2020...
