Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Dec 11 01:41:57 2020
| Host         : LAPTOP-QJB5DEH5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainSPI_control_sets_placed.rpt
| Design       : MainSPI
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           39 |
| Yes          | No                    | No                     |              21 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              82 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+----------------------------------+------------------+----------------+
|    Clock Signal   |             Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------+----------------------------------+------------------+----------------+
| ~spi_clock_BUFG   | TX_Data/spi_bit_i_1_n_0              |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[11]_i_1_n_0           |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[13]_i_1_n_0           |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[12]_i_1_n_0           |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[14]_i_1_n_0           |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[4]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[2]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[7]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[0]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[10]_i_1_n_0           |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[3]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[5]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[6]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[8]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[15]_i_1_n_0           |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[1]_i_1_n_0            |                                  |                1 |              1 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Data[9]_i_1_n_0            |                                  |                1 |              1 |
| ~spi_clock_BUFG   |                                      |                                  |                1 |              2 |
|  clk_IBUF_BUFG    | LED_DISPLAY/anodes[1]_i_2_n_0        | LED_DISPLAY/eqOp                 |                1 |              2 |
|  clk_IBUF_BUFG    | LED_DISPLAY/SegmentsValue[3]_i_1_n_0 |                                  |                1 |              4 |
|  JAA_IBUF_BUFG[0] | RX_Dat/RX_Dataa[3]_i_2_n_0           | RX_Dat/RX_Dataa[3]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG    |                                      |                                  |                3 |              7 |
|  JAA_IBUF_BUFG[0] | RX_Dat/led[11]_i_2_n_0               | RX_Dat/led[11]_i_1_n_0           |                4 |             12 |
| ~spi_clock_BUFG   | RX_Dat/RX_Data1                      | TX_Data/check7_out               |                8 |             32 |
| ~spi_clock_BUFG   | TX_Data/counter[31]_i_2_n_0          | TX_Data/counter[31]_i_1_n_0      |               11 |             32 |
|  clk_IBUF_BUFG    |                                      | Clock_Divide/clear               |                8 |             32 |
|  clk_IBUF_BUFG    |                                      | LED_DISPLAY/anodes[1]_i_2_n_0    |                8 |             32 |
|  clk_IBUF_BUFG    |                                      | RX_Dat/counter_RX_reg0           |               11 |             32 |
|  JAA_IBUF_BUFG[0] |                                      | RX_Dat/counter_RX[31]__0_i_1_n_0 |               12 |             32 |
+-------------------+--------------------------------------+----------------------------------+------------------+----------------+


