{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476634137566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476634137567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 12:08:57 2016 " "Processing started: Sun Oct 16 12:08:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476634137567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634137567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clap -c clap " "Command: quartus_map --read_settings_files=on --write_settings_files=off clap -c clap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634137568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476634137821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ToggleLight.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ToggleLight.v" { { "Info" "ISGN_ENTITY_NAME" "1 ToggleLight " "Found entity 1: ToggleLight" {  } { { "../hdl/ToggleLight.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ToggleLight.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149837 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DetermineSuccessiveClapsAmount.v(73) " "Verilog HDL information at DetermineSuccessiveClapsAmount.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1476634149838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetermineSuccessiveClapsAmount " "Found entity 1: DetermineSuccessiveClapsAmount" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineClap.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetermineClap " "Found entity 1: DetermineClap" {  } { { "../hdl/DetermineClap.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComputeEnergy " "Found entity 1: ComputeEnergy" {  } { { "../hdl/ComputeEnergy.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/spimaster.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/spimaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 spimaster " "Found entity 1: spimaster" {  } { { "../hdl/spimaster.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/spimaster.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/GetSignal.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/GetSignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 GetSignal " "Found entity 1: GetSignal" {  } { { "../hdl/GetSignal.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fifo.v(49) " "Verilog HDL information at fifo.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1476634149842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../hdl/driver.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634149842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634149842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476634149904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetSignal GetSignal:GetSignal_inst " "Elaborating entity \"GetSignal\" for hierarchy \"GetSignal:GetSignal_inst\"" {  } { { "../hdl/top.v" "GetSignal_inst" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634149915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spimaster GetSignal:GetSignal_inst\|spimaster:spimaster_inst " "Elaborating entity \"spimaster\" for hierarchy \"GetSignal:GetSignal_inst\|spimaster:spimaster_inst\"" {  } { { "../hdl/GetSignal.v" "spimaster_inst" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634149916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spimaster.v(76) " "Verilog HDL assignment warning at spimaster.v(76): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/spimaster.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/spimaster.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149917 "|GetSignal|spimaster:spimaster_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spimaster.v(95) " "Verilog HDL assignment warning at spimaster.v(95): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/spimaster.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/spimaster.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149917 "|GetSignal|spimaster:spimaster_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver GetSignal:GetSignal_inst\|driver:driver_inst " "Elaborating entity \"driver\" for hierarchy \"GetSignal:GetSignal_inst\|driver:driver_inst\"" {  } { { "../hdl/GetSignal.v" "driver_inst" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634149918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 driver.v(47) " "Verilog HDL assignment warning at driver.v(47): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/driver.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/driver.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149918 "|GetSignal|driver:driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo GetSignal:GetSignal_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"GetSignal:GetSignal_inst\|fifo:fifo_inst\"" {  } { { "../hdl/GetSignal.v" "fifo_inst" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634149919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(42) " "Verilog HDL assignment warning at fifo.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149919 "|GetSignal|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(45) " "Verilog HDL assignment warning at fifo.v(45): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149919 "|GetSignal|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(46) " "Verilog HDL assignment warning at fifo.v(46): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149919 "|GetSignal|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(55) " "Verilog HDL assignment warning at fifo.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149920 "|GetSignal|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(64) " "Verilog HDL assignment warning at fifo.v(64): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149920 "|GetSignal|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(65) " "Verilog HDL assignment warning at fifo.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149920 "|GetSignal|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(69) " "Verilog HDL assignment warning at fifo.v(69): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149920 "|GetSignal|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(70) " "Verilog HDL assignment warning at fifo.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/fifo.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149920 "|GetSignal|fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComputeEnergy ComputeEnergy:ComputeEnergy_inst " "Elaborating entity \"ComputeEnergy\" for hierarchy \"ComputeEnergy:ComputeEnergy_inst\"" {  } { { "../hdl/top.v" "ComputeEnergy_inst" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634149920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetermineClap DetermineClap:DetermineClap_inst " "Elaborating entity \"DetermineClap\" for hierarchy \"DetermineClap:DetermineClap_inst\"" {  } { { "../hdl/top.v" "DetermineClap_inst" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634149922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DetermineClap.v(96) " "Verilog HDL assignment warning at DetermineClap.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/DetermineClap.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149923 "|top|DetermineClap:DetermineClap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DetermineClap.v(107) " "Verilog HDL assignment warning at DetermineClap.v(107): truncated value with size 32 to match size of target (7)" {  } { { "../hdl/DetermineClap.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149923 "|top|DetermineClap:DetermineClap_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetermineSuccessiveClapsAmount DetermineSuccessiveClapsAmount:DetermineSuccessiveClapsAmount_inst " "Elaborating entity \"DetermineSuccessiveClapsAmount\" for hierarchy \"DetermineSuccessiveClapsAmount:DetermineSuccessiveClapsAmount_inst\"" {  } { { "../hdl/top.v" "DetermineSuccessiveClapsAmount_inst" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634149924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DetermineSuccessiveClapsAmount.v(55) " "Verilog HDL assignment warning at DetermineSuccessiveClapsAmount.v(55): truncated value with size 32 to match size of target (7)" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149924 "|top|DetermineSuccessiveClapsAmount:DetermineSuccessiveClapsAmount_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DetermineSuccessiveClapsAmount.v(68) " "Verilog HDL assignment warning at DetermineSuccessiveClapsAmount.v(68): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476634149925 "|top|DetermineSuccessiveClapsAmount:DetermineSuccessiveClapsAmount_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToggleLight ToggleLight:ToggleLight_inst " "Elaborating entity \"ToggleLight\" for hierarchy \"ToggleLight:ToggleLight_inst\"" {  } { { "../hdl/top.v" "ToggleLight_inst" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634149925 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "GetSignal:GetSignal_inst\|fifo:fifo_inst\|data_fifo " "RAM logic \"GetSignal:GetSignal_inst\|fifo:fifo_inst\|data_fifo\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/fifo.v" "data_fifo" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/fifo.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1476634150202 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1476634150202 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ComputeEnergy:ComputeEnergy_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ComputeEnergy:ComputeEnergy_inst\|Mult0\"" {  } { { "../hdl/ComputeEnergy.v" "Mult0" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1476634150399 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1476634150399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ComputeEnergy:ComputeEnergy_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ComputeEnergy:ComputeEnergy_inst\|lpm_mult:Mult0\"" {  } { { "../hdl/ComputeEnergy.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634150442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ComputeEnergy:ComputeEnergy_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ComputeEnergy:ComputeEnergy_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476634150442 ""}  } { { "../hdl/ComputeEnergy.v" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476634150442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476634150488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634150488 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1476634150707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476634150919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg " "Generated suppressed messages file /opt/Quartus Prime Lite Projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634151470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476634151565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476634151565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "595 " "Implemented 595 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476634151652 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476634151652 ""} { "Info" "ICUT_CUT_TM_LCELLS" "587 " "Implemented 587 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476634151652 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1476634151652 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476634151652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1254 " "Peak virtual memory: 1254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476634151661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 12:09:11 2016 " "Processing ended: Sun Oct 16 12:09:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476634151661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476634151661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476634151661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476634151661 ""}
