# //  Questa Sim-64
# //  Version 10.4c_5 linux_x86_64 Nov 14 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {DIGIF.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:46:44 on Sep 26,2016
# vcom -reportprogress 300 -explicit -93 DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:46:44 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.DIGIF 
# Start time: 13:46:44 on Sep 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:46:53 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:46:53 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:46:53 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 13:46:53 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:46:53 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 13:46:53 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vish-4008) Object 'sim:/DIGIF/CLOCK' not found.
# 
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:48:01 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:48:01 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:48:01 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 13:48:01 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:48:01 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 13:48:01 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vish-4008) Object 'sim:/DIGIF/RESET_DIGIF' not found.
# 
force -freeze sim:/digif/d_digif_rst 0 0
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:49:25 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:49:25 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:49:25 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 13:49:25 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:49:25 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 13:49:25 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vish-4008) Object 'sim:/DIGIF/RESET_DIGIF' not found.
# 
run
run
run
run
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:49:42 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:49:42 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:49:42 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 13:49:42 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:49:42 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 13:49:42 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:52:26 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:52:26 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:52:26 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 13:52:26 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:52:26 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 13:52:26 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave DIGIF_INST/rising_edge_process/*
# (vish-4014) No objects found matching 'DIGIF_INST/rising_edge_process/*'.
add wave DIGIF/rising_edge_process/*
run
run
run
run
run
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:52:59 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:52:59 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:52:59 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 13:52:59 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:52:59 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 13:52:59 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:54:00 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:54:00 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:54:02 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:54:02 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:54:09 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:54:09 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:54:09 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 13:54:09 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:54:09 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 13:54:09 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave DIGIF/rising_edge_process/*
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
# Warning in wave window restart: (vish-4014) No objects found matching '/digif/rising_edge_process/sck_toggle'. 
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:56:44 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:56:44 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vish-4008) Object 'sim:/DIGIF/RESET' not found.
# 
vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:57:04 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:57:04 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:57:16 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:57:16 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position end  sim:/digif/RESET
add wave DIGIF/rising_edge_process/*
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:59:23 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:59:23 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:59:26 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:59:26 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:59:27 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:59:27 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:59:33 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:59:33 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 13:59:34 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 13:59:34 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave DIGIF/falling_edge_process/sck_toggle
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:00:00 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:00:00 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:00:01 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:00:01 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:00:23 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:00:23 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:00:24 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:00:24 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave DIGIF/falling_edge_process/sck_toggle
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:00:33 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:00:33 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:02:18 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:02:18 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:02:19 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:02:19 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:02:22 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:02:22 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:02:23 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:02:23 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position end  sim:/digif/mux_sck_rise
add wave -position end  sim:/digif/mux_sck_fall
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:03:47 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# ** Error: /media/data/git/jcfpga/DIGIF/DIGIF.vhd(246): Type error resolving infix expression "xor" as type std.STANDARD.BOOLEAN.
# ** Error: /media/data/git/jcfpga/DIGIF/DIGIF.vhd(247): Type error resolving infix expression "xor" as type std.STANDARD.BOOLEAN.
# ** Error: /media/data/git/jcfpga/DIGIF/DIGIF.vhd(249): VHDL Compiler exiting
# End time: 14:03:47 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /opt/mentor/2015-16/RHELx86/QUESTA-SV-AFV_10.4c-5/questasim/linux_x86_64/vcom failed.
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:04:08 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:04:08 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:04:10 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:04:10 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:04:11 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DIGIF/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:04:11 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:06:23 on Sep 26,2016, Elapsed time: 0:19:39
# Errors: 10, Warnings: 0
