#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 24 16:53:26 2023
# Process ID: 13463
# Current directory: /home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/cal/xsim_script.tcl}
# Log file: /home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/xsim.log
# Journal file: /home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/cal/xsim_script.tcl
# xsim {cal} -autoloadwcfg -tclbatch {cal.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source cal.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 19 [0.00%] @ "125000"
// RTL Simulation : 1 / 19 [192.31%] @ "415000"
// RTL Simulation : 2 / 19 [192.31%] @ "435000"
// RTL Simulation : 3 / 19 [192.31%] @ "455000"
// RTL Simulation : 4 / 19 [192.31%] @ "475000"
// RTL Simulation : 5 / 19 [192.31%] @ "495000"
// RTL Simulation : 6 / 19 [192.31%] @ "515000"
// RTL Simulation : 7 / 19 [192.31%] @ "535000"
// RTL Simulation : 8 / 19 [192.31%] @ "555000"
// RTL Simulation : 9 / 19 [192.31%] @ "575000"
// RTL Simulation : 10 / 19 [192.31%] @ "595000"
// RTL Simulation : 11 / 19 [192.31%] @ "615000"
// RTL Simulation : 12 / 19 [192.31%] @ "635000"
// RTL Simulation : 13 / 19 [192.31%] @ "655000"
// RTL Simulation : 14 / 19 [192.31%] @ "675000"
// RTL Simulation : 15 / 19 [192.31%] @ "695000"
// RTL Simulation : 16 / 19 [192.31%] @ "715000"
// RTL Simulation : 17 / 19 [192.31%] @ "735000"
// RTL Simulation : 18 / 19 [192.31%] @ "755000"
// RTL Simulation : 19 / 19 [100.00%] @ "775000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 815 ns : File "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/cal.autotb.v" Line 326
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 24 16:53:34 2023...
