Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 20 15:55:44 2025
| Host         : TABLET-60QL2L1F running 64-bit major release  (build 9200)
| Command      : report_drc -file matmult_ex_wrapper_drc_routed.rpt -pb matmult_ex_wrapper_drc_routed.pb -rpx matmult_ex_wrapper_drc_routed.rpx
| Design       : matmult_ex_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 31
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| DPIP-1    | Warning  | Input pipelining           | 5      |
| DPOP-1    | Warning  | PREG Output pipelining     | 4      |
| DPOP-2    | Warning  | MREG Output pipelining     | 9      |
| PDRC-132  | Warning  | SLICE_PairEqSame_A6A5_WARN | 3      |
| PDRC-134  | Warning  | SLICE_PairEqSame_B6B5_WARN | 2      |
| PDRC-136  | Warning  | SLICE_PairEqSame_C6C5_WARN | 2      |
| PDRC-138  | Warning  | SLICE_PairEqSame_D6D5_WARN | 4      |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN | 1      |
| RTSTAT-10 | Warning  | No routable loads          | 1      |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg input matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product input matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product input matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0 input matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0 input matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/tmp_product output matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/tmp_product__0 output matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/tmp_product output matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0 output matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/buff0_reg multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/buff0_reg__0 multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/tmp_product multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/tmp_product__0 multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_31ns_32ns_63_2_1_U127/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff0_reg multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff0_reg__18 multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/buff0_reg__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0 multiplier stage matmult_ex_i/matmul_partition_0/inst/mul_32s_32s_32_2_1_U129/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y68 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y69 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X37Y68 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X37Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X37Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X41Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X41Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X44Y97 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X48Y86 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X56Y89 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X58Y89 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
15 net(s) have no routable loads. The problem bus(es) and/or net(s) are matmult_ex_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
matmult_ex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe
matmult_ex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe.
Related violations: <none>


