# systemverilog-homework

SystemVerilog language-oriented exercises
