vendor_name = ModelSim
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso.qsys
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/motorpasso.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_irq_mapper.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_jtag_uart_0.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_router.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_router_001.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_router_002.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_router_004.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu.sdc
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_nios2_gen2_0_cpu_test_bench.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_onchip_memory2_0.hex
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_onchip_memory2_0.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_onchip_memory2_1.hex
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_onchip_memory2_1.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/motorpasso_pio_0.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_reset_controller.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/m3ll0/desktop/soclinuxembarcado2020_2/entrega_3_fpga_ip/db/ip/motorpasso/submodules/peripheral_led.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/scfifo_3291.tdf
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/cntr_vg7.tdf
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_7pu1.tdf
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/cntr_jgb.tdf
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_msi1.tdf
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_qid1.tdf
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_oqn1.tdf
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/decode_8la.tdf
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/mux_5hb.tdf
source_file = 1, motorpasso_onchip_memory2_0.hex
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_pqn1.tdf
source_file = 1, motorpasso_onchip_memory2_1.hex
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/alt_sld_fab.v
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/M3LL0/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = Lab3_FPGA_IP
instance = comp, \fpga_fases_pio[0]~output , fpga_fases_pio[0]~output, Lab3_FPGA_IP, 1
instance = comp, \fpga_fases_pio[1]~output , fpga_fases_pio[1]~output, Lab3_FPGA_IP, 1
instance = comp, \fpga_fases_pio[2]~output , fpga_fases_pio[2]~output, Lab3_FPGA_IP, 1
instance = comp, \fpga_fases_pio[3]~output , fpga_fases_pio[3]~output, Lab3_FPGA_IP, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, Lab3_FPGA_IP, 1
instance = comp, \fpga_clk_50~input , fpga_clk_50~input, Lab3_FPGA_IP, 1
instance = comp, \fpga_clk_50~inputCLKENA0 , fpga_clk_50~inputCLKENA0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[0], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3]~feeder , u0|rst_controller_001|r_sync_rst_chain[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3] , u0|rst_controller_001|r_sync_rst_chain[3], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~1 , u0|rst_controller_001|r_sync_rst_chain~1, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[2] , u0|rst_controller_001|r_sync_rst_chain[2], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~0 , u0|rst_controller_001|r_sync_rst_chain~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[1] , u0|rst_controller_001|r_sync_rst_chain[1], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|WideOr0~0 , u0|rst_controller_001|WideOr0~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|r_sync_rst , u0|rst_controller_001|r_sync_rst, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, Lab3_FPGA_IP, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, Lab3_FPGA_IP, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 , u0|mm_interconnect_0|cmd_mux_002|src_payload~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|debugaccess~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|debugaccess~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|always2~0 , u0|rst_controller_001|always2~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller_001|r_early_rst , u0|rst_controller_001|r_early_rst, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[37], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[36], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~38, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~19 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[33], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~56, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[35], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~65 , u0|nios2_gen2_0|cpu|Add0~65, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~61 , u0|nios2_gen2_0|cpu|Add0~61, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br , u0|nios2_gen2_0|cpu|R_ctrl_br, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~4 , u0|nios2_gen2_0|cpu|D_ctrl_exception~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10 , u0|nios2_gen2_0|cpu|Equal0~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~5 , u0|nios2_gen2_0|cpu|D_ctrl_exception~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~6 , u0|nios2_gen2_0|cpu|D_ctrl_exception~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~1 , u0|nios2_gen2_0|cpu|D_ctrl_exception~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9 , u0|nios2_gen2_0|cpu|Equal0~9, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3] , u0|rst_controller|r_sync_rst_chain[3], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~1 , u0|rst_controller|r_sync_rst_chain~1, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[2] , u0|rst_controller|r_sync_rst_chain[2], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|always2~0 , u0|rst_controller|always2~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|r_early_rst , u0|rst_controller|r_early_rst, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6 , u0|nios2_gen2_0|cpu|Equal0~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~1 , u0|nios2_gen2_0|cpu|Equal0~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5 , u0|nios2_gen2_0|cpu|Equal0~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4 , u0|nios2_gen2_0|cpu|Equal0~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5 , u0|nios2_gen2_0|cpu|Equal62~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6 , u0|nios2_gen2_0|cpu|Equal62~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp , u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8 , u0|nios2_gen2_0|cpu|Equal0~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~0 , u0|nios2_gen2_0|cpu|D_ctrl_exception~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 , u0|mm_interconnect_0|cmd_mux_002|src_payload~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~33, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1075w[2] , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1075w[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]~feeder , u0|nios2_gen2_0|cpu|E_src2[7]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8 , u0|nios2_gen2_0|cpu|Equal62~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7 , u0|nios2_gen2_0|cpu|Equal62~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13 , u0|nios2_gen2_0|cpu|Equal62~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14 , u0|nios2_gen2_0|cpu|Equal62~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10 , u0|nios2_gen2_0|cpu|Equal62~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11 , u0|nios2_gen2_0|cpu|Equal62~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9 , u0|nios2_gen2_0|cpu|Equal62~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~15 , u0|nios2_gen2_0|cpu|Equal62~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11 , u0|nios2_gen2_0|cpu|Equal0~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7 , u0|nios2_gen2_0|cpu|Equal0~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~0 , u0|nios2_gen2_0|cpu|E_src2[15]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~5 , u0|nios2_gen2_0|cpu|R_src2_use_imm~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1 , u0|nios2_gen2_0|cpu|R_src2_use_imm~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0 , u0|nios2_gen2_0|cpu|R_src2_use_imm~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm , u0|nios2_gen2_0|cpu|R_src2_use_imm, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6]~feeder , u0|nios2_gen2_0|cpu|E_src2[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~feeder , u0|nios2_gen2_0|cpu|E_src2[8]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src0_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1] , u0|nios2_gen2_0|cpu|R_logic_op[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~0 , u0|nios2_gen2_0|cpu|R_src2_lo~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4 , u0|nios2_gen2_0|cpu|Equal62~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl , u0|nios2_gen2_0|cpu|D_op_rdctl, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][58], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rst1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~5 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][58], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][76] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][76], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][76] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][76], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 , u0|mm_interconnect_0|cmd_mux_002|src_payload~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~4 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder , u0|nios2_gen2_0|cpu|d_writedata[4]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 , u0|mm_interconnect_0|cmd_mux_002|src_payload~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~48, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] , u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt , u0|nios2_gen2_0|cpu|d_read_nxt, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent|m0_write~0 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent|m0_write~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]~feeder , u0|nios2_gen2_0|cpu|E_src2[9]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~10 , u0|nios2_gen2_0|cpu|E_logic_result[9]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[9]~11 , u0|nios2_gen2_0|cpu|E_alu_result[9]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~1 , u0|nios2_gen2_0|cpu|E_alu_result~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9] , u0|nios2_gen2_0|cpu|W_alu_result[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[30], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[5], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], Lab3_FPGA_IP, 1
instance = comp, \~GND , ~GND, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~2 , u0|jtag_uart_0|av_waitrequest~2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~1 , u0|jtag_uart_0|av_waitrequest~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|state~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|state, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[9]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[9], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[6], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[7], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|count[8], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|always2~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[10], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_valid, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rst2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|write_stalled, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|t_ena~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|t_ena~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read1~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read1~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|r_ena~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~3, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[9], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|read_req, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~4 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~4, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~8, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~7, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[3]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~6, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|state~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|r_ena1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|wren~2 , u0|onchip_memory2_0|wren~2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0 , u0|jtag_uart_0|fifo_wr~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~12, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[8], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~11, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[7], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~10, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[6], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift~9, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|td_shift[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[1], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[2], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[3], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[4], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[6], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|wdata[7], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~2 , u0|jtag_uart_0|fifo_rd~2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~6 , u0|mm_interconnect_0|rsp_mux|src_data[5]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10 , u0|mm_interconnect_0|cmd_mux_005|src_payload~10, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38] , u0|mm_interconnect_0|cmd_mux_005|src_data[38], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~2 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~15 , u0|nios2_gen2_0|cpu|E_logic_result[3]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[3]~16 , u0|nios2_gen2_0|cpu|E_alu_result[3]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3] , u0|nios2_gen2_0|cpu|W_alu_result[3], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39] , u0|mm_interconnect_0|cmd_mux_005|src_data[39], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~57 , u0|nios2_gen2_0|cpu|Add0~57, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~14 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[40] , u0|mm_interconnect_0|cmd_mux_005|src_data[40], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[41] , u0|mm_interconnect_0|cmd_mux_005|src_data[41], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~4 , u0|mm_interconnect_0|rsp_mux|src_data[6]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|wren~1 , u0|onchip_memory2_0|wren~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17]~feeder , u0|nios2_gen2_0|cpu|d_writedata[17]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~0 , u0|nios2_gen2_0|cpu|E_st_data[23]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~21 , u0|mm_interconnect_0|cmd_mux_005|src_payload~21, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[43] , u0|mm_interconnect_0|cmd_mux_005|src_data[43], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[44] , u0|mm_interconnect_0|cmd_mux_005|src_data[44], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[45] , u0|mm_interconnect_0|cmd_mux_005|src_data[45], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~24 , u0|mm_interconnect_0|cmd_mux_005|src_payload~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~53 , u0|nios2_gen2_0|cpu|Add0~53, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~1 , u0|nios2_gen2_0|cpu|Add0~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~49 , u0|nios2_gen2_0|cpu|Add0~49, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~45 , u0|nios2_gen2_0|cpu|Add0~45, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~41 , u0|nios2_gen2_0|cpu|Add0~41, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~37 , u0|nios2_gen2_0|cpu|Add0~37, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~33 , u0|nios2_gen2_0|cpu|Add0~33, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data , u0|nios2_gen2_0|cpu|av_ld_aligning_data, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19]~feeder , u0|nios2_gen2_0|cpu|d_writedata[19]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed , u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[31], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20]~feeder , u0|nios2_gen2_0|cpu|d_writedata[20]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1] , u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE , u0|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10]~feeder , u0|nios2_gen2_0|cpu|d_writedata[10]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 , u0|mm_interconnect_0|cmd_mux_002|src_payload~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12]~feeder , u0|nios2_gen2_0|cpu|d_writedata[12]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE , u0|jtag_uart_0|the_MotorPasso_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add1~9 , u0|jtag_uart_0|Add1~9, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add1~5 , u0|jtag_uart_0|Add1~5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add1~1 , u0|jtag_uart_0|Add1~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add1~25 , u0|jtag_uart_0|Add1~25, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add1~21 , u0|jtag_uart_0|Add1~21, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add1~17 , u0|jtag_uart_0|Add1~17, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add1~13 , u0|jtag_uart_0|Add1~13, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~9 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22]~feeder , u0|nios2_gen2_0|cpu|d_writedata[22]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~9 , u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~6 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16]~feeder , u0|nios2_gen2_0|cpu|d_writedata[16]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~7 , u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~6 , u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2 , u0|nios2_gen2_0|cpu|Equal62~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0 , u0|nios2_gen2_0|cpu|Equal62~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical , u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1 , u0|nios2_gen2_0|cpu|Equal62~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt , u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_rot_right, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~25 , u0|nios2_gen2_0|cpu|E_logic_result[0]~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0]~18 , u0|nios2_gen2_0|cpu|E_alu_result[0]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0] , u0|nios2_gen2_0|cpu|W_alu_result[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0 , u0|nios2_gen2_0|cpu|av_ld_rshift8~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[30] , u0|mm_interconnect_0|rsp_mux|src_data[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6]~DUPLICATE , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~2 , u0|nios2_gen2_0|cpu|D_ctrl_logic~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~1 , u0|nios2_gen2_0|cpu|R_src2_hi~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~15 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|MotorPasso_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|MotorPasso_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~0 , u0|nios2_gen2_0|cpu|E_src1[26]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~30 , u0|nios2_gen2_0|cpu|E_logic_result[31]~30, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3 , u0|nios2_gen2_0|cpu|Equal62~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2 , u0|nios2_gen2_0|cpu|Equal0~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12 , u0|nios2_gen2_0|cpu|Equal0~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[14]~16 , u0|nios2_gen2_0|cpu|R_src2_hi[14]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[13]~13 , u0|nios2_gen2_0|cpu|R_src2_hi[13]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 , u0|mm_interconnect_0|cmd_mux_002|src_payload~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 , u0|mm_interconnect_0|cmd_mux_002|src_payload~26, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 , u0|mm_interconnect_0|cmd_mux_002|src_payload~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~24 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 , u0|mm_interconnect_0|cmd_mux_002|src_payload~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18]~feeder , u0|nios2_gen2_0|cpu|d_writedata[18]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|MotorPasso_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|MotorPasso_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 , u0|mm_interconnect_0|cmd_mux_002|src_payload~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~18 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 , u0|mm_interconnect_0|cmd_mux_002|src_payload~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 , u0|mm_interconnect_0|cmd_mux_002|src_payload~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~19 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 , u0|mm_interconnect_0|cmd_mux_002|src_payload~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 , u0|mm_interconnect_0|cmd_mux_002|src_payload~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[34] , u0|mm_interconnect_0|cmd_mux_002|src_data[34], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|byteenable[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 , u0|mm_interconnect_0|cmd_mux_002|src_payload~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~23 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~23, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~20 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~22 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~6 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 , u0|mm_interconnect_0|cmd_mux_002|src_payload~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[18], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending , u0|nios2_gen2_0|cpu|hbreak_pending, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~18 , u0|mm_interconnect_0|cmd_mux_005|src_payload~18, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[48] , u0|mm_interconnect_0|cmd_mux_005|src_data[48], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[49] , u0|mm_interconnect_0|cmd_mux_005|src_data[49], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~29 , u0|nios2_gen2_0|cpu|Add0~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~9 , u0|nios2_gen2_0|cpu|Add0~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~5 , u0|nios2_gen2_0|cpu|Add0~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~5 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[50] , u0|mm_interconnect_0|cmd_mux_005|src_data[50], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34] , u0|mm_interconnect_0|cmd_mux_005|src_data[34], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a114 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a114, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a50 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a50, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a82 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a82, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a18 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a18, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~18 , u0|nios2_gen2_0|cpu|F_iw[18]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[12]~14 , u0|nios2_gen2_0|cpu|R_src2_hi[12]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[11]~11 , u0|nios2_gen2_0|cpu|R_src2_hi[11]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[10]~12 , u0|nios2_gen2_0|cpu|R_src2_hi[10]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[9]~5 , u0|nios2_gen2_0|cpu|R_src2_hi[9]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[8]~6 , u0|nios2_gen2_0|cpu|R_src2_hi[8]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[6]~8 , u0|nios2_gen2_0|cpu|R_src2_hi[6]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~17 , u0|mm_interconnect_0|cmd_mux_005|src_payload~17, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[33] , u0|mm_interconnect_0|cmd_mux_005|src_data[33], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a10 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a10, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a106 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a106, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a42 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a42, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a74 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a74, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[10], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~17 , u0|nios2_gen2_0|cpu|F_iw[10]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[4]~10 , u0|nios2_gen2_0|cpu|R_src2_hi[4]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[3]~4 , u0|nios2_gen2_0|cpu|R_src2_hi[3]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8]~feeder , u0|nios2_gen2_0|cpu|d_writedata[8]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~22 , u0|mm_interconnect_0|cmd_mux_005|src_payload~22, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a40 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a40, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a72 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a72, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a104 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a104, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[8], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~22 , u0|nios2_gen2_0|cpu|F_iw[8]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[2]~0 , u0|nios2_gen2_0|cpu|R_src2_hi[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[0]~3 , u0|nios2_gen2_0|cpu|R_src2_hi[0]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~4 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~25 , u0|nios2_gen2_0|cpu|Add0~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[15]~8 , u0|nios2_gen2_0|cpu|R_src1[15]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]~feeder , u0|nios2_gen2_0|cpu|E_src2[14]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12]~feeder , u0|nios2_gen2_0|cpu|E_src2[12]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[12]~9 , u0|nios2_gen2_0|cpu|R_src1[12]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]~feeder , u0|nios2_gen2_0|cpu|E_src2[10]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~49 , u0|nios2_gen2_0|cpu|Add2~49, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~45 , u0|nios2_gen2_0|cpu|Add2~45, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~41 , u0|nios2_gen2_0|cpu|Add2~41, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~37 , u0|nios2_gen2_0|cpu|Add2~37, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~33 , u0|nios2_gen2_0|cpu|Add2~33, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~29 , u0|nios2_gen2_0|cpu|Add2~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~9 , u0|nios2_gen2_0|cpu|Add2~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~5 , u0|nios2_gen2_0|cpu|Add2~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~25 , u0|nios2_gen2_0|cpu|Add2~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~21 , u0|nios2_gen2_0|cpu|Add2~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~3 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~21 , u0|nios2_gen2_0|cpu|Add0~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[16]~7 , u0|nios2_gen2_0|cpu|R_src1[16]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~17 , u0|nios2_gen2_0|cpu|Add2~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~13 , u0|nios2_gen2_0|cpu|Add2~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~2 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~17 , u0|nios2_gen2_0|cpu|Add0~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~13 , u0|nios2_gen2_0|cpu|Add0~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[18]~5 , u0|nios2_gen2_0|cpu|R_src1[18]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~97 , u0|nios2_gen2_0|cpu|Add2~97, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~121 , u0|nios2_gen2_0|cpu|Add2~121, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~117 , u0|nios2_gen2_0|cpu|Add2~117, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~113 , u0|nios2_gen2_0|cpu|Add2~113, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~109 , u0|nios2_gen2_0|cpu|Add2~109, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~105 , u0|nios2_gen2_0|cpu|Add2~105, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~101 , u0|nios2_gen2_0|cpu|Add2~101, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~129 , u0|nios2_gen2_0|cpu|Add2~129, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~125 , u0|nios2_gen2_0|cpu|Add2~125, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~133 , u0|nios2_gen2_0|cpu|Add2~133, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~93 , u0|nios2_gen2_0|cpu|Add2~93, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~89 , u0|nios2_gen2_0|cpu|Add2~89, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~81 , u0|nios2_gen2_0|cpu|Add2~81, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[31]~31 , u0|nios2_gen2_0|cpu|E_alu_result[31]~31, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31] , u0|nios2_gen2_0|cpu|W_alu_result[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~29 , u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~31 , u0|nios2_gen2_0|cpu|E_logic_result[30]~31, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[30]~32 , u0|nios2_gen2_0|cpu|E_alu_result[30]~32, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30] , u0|nios2_gen2_0|cpu|W_alu_result[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~30 , u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~30, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~28 , u0|nios2_gen2_0|cpu|E_logic_result[29]~28, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[29]~29 , u0|nios2_gen2_0|cpu|E_alu_result[29]~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29] , u0|nios2_gen2_0|cpu|W_alu_result[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~27 , u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~27, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~29 , u0|nios2_gen2_0|cpu|E_logic_result[28]~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[28]~30 , u0|nios2_gen2_0|cpu|E_alu_result[28]~30, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28] , u0|nios2_gen2_0|cpu|W_alu_result[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14]~feeder , u0|nios2_gen2_0|cpu|d_writedata[14]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 , u0|mm_interconnect_0|cmd_mux_002|src_payload~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15]~feeder , u0|nios2_gen2_0|cpu|d_writedata[15]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 , u0|mm_interconnect_0|cmd_mux_002|src_payload~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 , u0|mm_interconnect_0|cmd_mux_002|src_payload~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 , u0|mm_interconnect_0|cmd_mux_002|src_payload~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 , u0|mm_interconnect_0|cmd_mux_002|src_payload~28, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 , u0|mm_interconnect_0|cmd_mux_002|src_payload~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 , u0|mm_interconnect_0|cmd_mux_002|src_payload~30, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 , u0|mm_interconnect_0|cmd_mux_002|src_payload~31, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 , u0|mm_interconnect_0|cmd_mux_002|src_payload~32, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[35] , u0|mm_interconnect_0|cmd_mux_002|src_data[35], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|byteenable[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 , u0|mm_interconnect_0|cmd_mux_002|src_payload~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13]~feeder , u0|nios2_gen2_0|cpu|d_writedata[13]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 , u0|mm_interconnect_0|cmd_mux_002|src_payload~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[28], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[28] , u0|mm_interconnect_0|rsp_mux|src_data[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~28 , u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~28, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[27]~4 , u0|nios2_gen2_0|cpu|E_st_data[27]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~27 , u0|mm_interconnect_0|cmd_mux_005|src_payload~27, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35] , u0|mm_interconnect_0|cmd_mux_005|src_data[35], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a123 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a123, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a59 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a59, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a91 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a91, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[27] , u0|mm_interconnect_0|rsp_mux|src_data[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~26 , u0|nios2_gen2_0|cpu|E_logic_result[27]~26, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[27]~27 , u0|nios2_gen2_0|cpu|E_alu_result[27]~27, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27] , u0|nios2_gen2_0|cpu|W_alu_result[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~25 , u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~27 , u0|nios2_gen2_0|cpu|E_logic_result[26]~27, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[26]~28 , u0|nios2_gen2_0|cpu|E_alu_result[26]~28, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26] , u0|nios2_gen2_0|cpu|W_alu_result[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~26 , u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~26, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~19 , u0|nios2_gen2_0|cpu|E_logic_result[25]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[25]~21 , u0|nios2_gen2_0|cpu|E_alu_result[25]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25] , u0|nios2_gen2_0|cpu|W_alu_result[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[25], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[25] , u0|mm_interconnect_0|rsp_mux|src_data[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~19 , u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[24]~1 , u0|nios2_gen2_0|cpu|E_st_data[24]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3 , u0|mm_interconnect_0|cmd_mux_005|src_payload~3, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a88 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a88, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a120 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a120, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a56 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a56, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[24] , u0|mm_interconnect_0|rsp_mux|src_data[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~20 , u0|nios2_gen2_0|cpu|E_logic_result[24]~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[24]~22 , u0|nios2_gen2_0|cpu|E_alu_result[24]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24] , u0|nios2_gen2_0|cpu|W_alu_result[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~20 , u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[7]~7 , u0|nios2_gen2_0|cpu|R_src2_hi[7]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~21 , u0|nios2_gen2_0|cpu|E_logic_result[23]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[23]~23 , u0|nios2_gen2_0|cpu|E_alu_result[23]~23, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23] , u0|nios2_gen2_0|cpu|W_alu_result[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~21 , u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0] , u0|nios2_gen2_0|cpu|E_shift_rot_result[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31] , u0|nios2_gen2_0|cpu|E_shift_rot_result[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30] , u0|nios2_gen2_0|cpu|E_shift_rot_result[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29] , u0|nios2_gen2_0|cpu|E_shift_rot_result[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28] , u0|nios2_gen2_0|cpu|E_shift_rot_result[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27] , u0|nios2_gen2_0|cpu|E_shift_rot_result[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~29 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26] , u0|nios2_gen2_0|cpu|E_shift_rot_result[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~25 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25] , u0|nios2_gen2_0|cpu|E_shift_rot_result[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24] , u0|nios2_gen2_0|cpu|E_shift_rot_result[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22] , u0|nios2_gen2_0|cpu|E_shift_rot_result[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~27 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~27, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23] , u0|nios2_gen2_0|cpu|E_shift_rot_result[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~22 , u0|nios2_gen2_0|cpu|E_logic_result[22]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[22]~24 , u0|nios2_gen2_0|cpu|E_alu_result[22]~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22] , u0|nios2_gen2_0|cpu|W_alu_result[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~22 , u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[5]~9 , u0|nios2_gen2_0|cpu|R_src2_hi[5]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~23 , u0|nios2_gen2_0|cpu|E_logic_result[21]~23, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[21]~25 , u0|nios2_gen2_0|cpu|E_alu_result[21]~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21] , u0|nios2_gen2_0|cpu|W_alu_result[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~23 , u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~23, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20] , u0|nios2_gen2_0|cpu|E_shift_rot_result[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21] , u0|nios2_gen2_0|cpu|E_shift_rot_result[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~4 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17] , u0|nios2_gen2_0|cpu|E_shift_rot_result[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~3 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18] , u0|nios2_gen2_0|cpu|E_shift_rot_result[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~17 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19] , u0|nios2_gen2_0|cpu|E_shift_rot_result[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~24 , u0|nios2_gen2_0|cpu|E_logic_result[20]~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[20]~26 , u0|nios2_gen2_0|cpu|E_alu_result[20]~26, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20] , u0|nios2_gen2_0|cpu|W_alu_result[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~24 , u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~17 , u0|nios2_gen2_0|cpu|E_logic_result[19]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[19]~20 , u0|nios2_gen2_0|cpu|E_alu_result[19]~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19] , u0|nios2_gen2_0|cpu|W_alu_result[19], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[19], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~20 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~21 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~22 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~DUPLICATE , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~18 , u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~16 , u0|mm_interconnect_0|cmd_mux_005|src_payload~16, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a112 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a112, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a80 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a80, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a48 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a48, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~7 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~8 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8 , u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1 , u0|mm_interconnect_0|cmd_mux_005|src_payload~1, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a86 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a86, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a22 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a22, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a118 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a118, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a54 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a54, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~10 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~11 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14 , u0|mm_interconnect_0|cmd_mux_005|src_payload~14, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a78 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a78, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a46 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a46, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a110 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a110, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a14 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a14, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|woverflow~0 , u0|jtag_uart_0|woverflow~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~3 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~4 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~4 , u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 , u0|mm_interconnect_0|cmd_mux_002|src_payload~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 , u0|mm_interconnect_0|cmd_mux_002|src_payload~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~17 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 , u0|mm_interconnect_0|cmd_mux_002|src_payload~27, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~26 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~26, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[29], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[29] , u0|mm_interconnect_0|rsp_mux|src_data[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[21], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~12 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~13 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~14 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[13], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~6 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~8 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~5 , u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~19 , u0|mm_interconnect_0|cmd_mux_005|src_payload~19, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a20 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a20, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a52 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a52, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a116 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a116, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a84 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a84, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~17 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~18 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~19 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12 , u0|mm_interconnect_0|cmd_mux_005|src_payload~12, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a108 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a108, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a76 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a76, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a44 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a44, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a12 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a12, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[12], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~13 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~14 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 , u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[14]~3 , u0|nios2_gen2_0|cpu|R_src1[14]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14] , u0|nios2_gen2_0|cpu|E_shift_rot_result[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~1 , u0|nios2_gen2_0|cpu|E_logic_result[14]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[14]~2 , u0|nios2_gen2_0|cpu|E_alu_result[14]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14] , u0|nios2_gen2_0|cpu|W_alu_result[14], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[31] , u0|mm_interconnect_0|rsp_mux|src_data[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[23], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~15 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~16 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[15], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~9 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~10 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~11 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0 , u0|nios2_gen2_0|cpu|av_fill_bit~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[11], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~15 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~16 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~11 , u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[26]~3 , u0|nios2_gen2_0|cpu|E_st_data[26]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5 , u0|mm_interconnect_0|cmd_mux_005|src_payload~5, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a58 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a58, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a26 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a26, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a122 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a122, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a90 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a90, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[26] , u0|mm_interconnect_0|rsp_mux|src_data[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~0 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|jupdate2, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|always2~1 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|always2~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|t_pause~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|ac~0 , u0|jtag_uart_0|ac~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|ac~1 , u0|jtag_uart_0|ac~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~17 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~19 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 , u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~20 , u0|mm_interconnect_0|cmd_mux_005|src_payload~20, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a83 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a83, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a115 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a115, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a51 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a51, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~20 , u0|nios2_gen2_0|cpu|F_iw[19]~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]~feeder , u0|nios2_gen2_0|cpu|E_src2[13]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~2 , u0|nios2_gen2_0|cpu|E_logic_result[13]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[13]~3 , u0|nios2_gen2_0|cpu|E_alu_result[13]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13] , u0|nios2_gen2_0|cpu|W_alu_result[13], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[17], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~5 , u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[9], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0 , u0|jtag_uart_0|ien_AE~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~20 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~20, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~21 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~22 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~13 , u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[11]~10 , u0|nios2_gen2_0|cpu|R_src1[11]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~6 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[47] , u0|mm_interconnect_0|cmd_mux_005|src_data[47], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[32] , u0|mm_interconnect_0|cmd_mux_005|src_data[32], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a71 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a71, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a7 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a7, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a103 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a103, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a39 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a39, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[7], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~24 , u0|nios2_gen2_0|cpu|F_iw[7]~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~4 , u0|nios2_gen2_0|cpu|R_src2_lo[1]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~18 , u0|nios2_gen2_0|cpu|E_logic_result[1]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[1]~19 , u0|nios2_gen2_0|cpu|E_alu_result[1]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1] , u0|nios2_gen2_0|cpu|W_alu_result[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|LessThan0~0 , u0|nios2_gen2_0|cpu|LessThan0~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add0~21 , u0|jtag_uart_0|Add0~21, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add0~25 , u0|jtag_uart_0|Add0~25, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add0~17 , u0|jtag_uart_0|Add0~17, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add0~1 , u0|jtag_uart_0|Add0~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add0~5 , u0|jtag_uart_0|Add0~5, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add0~9 , u0|jtag_uart_0|Add0~9, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|Add0~13 , u0|jtag_uart_0|Add0~13, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~14 , u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[10]~11 , u0|nios2_gen2_0|cpu|R_src1[10]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~8 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[46] , u0|mm_interconnect_0|cmd_mux_005|src_data[46], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a17 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a17, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a81 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a81, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a113 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a113, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a49 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a49, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~21 , u0|nios2_gen2_0|cpu|F_iw[17]~21, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]~feeder , u0|nios2_gen2_0|cpu|E_src2[11]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~8 , u0|nios2_gen2_0|cpu|E_logic_result[11]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[11]~9 , u0|nios2_gen2_0|cpu|E_alu_result[11]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11] , u0|nios2_gen2_0|cpu|W_alu_result[11], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~5 , u0|mm_interconnect_0|rsp_mux|src_data[7]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7] , u0|mm_interconnect_0|rsp_mux|src_data[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~15 , u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[1]~2 , u0|nios2_gen2_0|cpu|R_src2_hi[1]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~1 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[17]~6 , u0|nios2_gen2_0|cpu|R_src1[17]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~4 , u0|nios2_gen2_0|cpu|E_logic_result[17]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17]~5 , u0|nios2_gen2_0|cpu|E_alu_result[17]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17] , u0|nios2_gen2_0|cpu|W_alu_result[17], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w[2]~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~25 , u0|mm_interconnect_0|cmd_mux_005|src_payload~25, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a6 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a6, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a102 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a102, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a38 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a38, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a70 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a70, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6] , u0|mm_interconnect_0|rsp_mux|src_data[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~3 , u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[31]~8 , u0|nios2_gen2_0|cpu|E_st_data[31]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~31 , u0|mm_interconnect_0|cmd_mux_005|src_payload~31, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a31 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a31, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a63 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a63, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a127 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a127, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a95 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a95, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~31 , u0|nios2_gen2_0|cpu|F_iw[31]~31, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[6]~2 , u0|nios2_gen2_0|cpu|R_src1[6]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5]~feeder , u0|nios2_gen2_0|cpu|E_src2[5]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~1 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~86 , u0|nios2_gen2_0|cpu|Add2~86, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~77 , u0|nios2_gen2_0|cpu|Add2~77, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~69 , u0|nios2_gen2_0|cpu|Add2~69, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~65 , u0|nios2_gen2_0|cpu|Add2~65, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~61 , u0|nios2_gen2_0|cpu|Add2~61, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~57 , u0|nios2_gen2_0|cpu|Add2~57, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~53 , u0|nios2_gen2_0|cpu|Add2~53, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~1 , u0|nios2_gen2_0|cpu|Add2~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~9 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[42] , u0|mm_interconnect_0|cmd_mux_005|src_data[42], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a101 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a101, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a69 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a69, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a5 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a5, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a37 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a37, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5] , u0|mm_interconnect_0|rsp_mux|src_data[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~16 , u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[30]~7 , u0|nios2_gen2_0|cpu|E_st_data[30]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~30 , u0|mm_interconnect_0|cmd_mux_005|src_payload~30, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a62 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a62, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a30 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a30, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a126 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a126, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a94 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a94, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~30 , u0|nios2_gen2_0|cpu|F_iw[30]~30, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[8]~13 , u0|nios2_gen2_0|cpu|R_src1[8]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~11 , u0|nios2_gen2_0|cpu|E_logic_result[8]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[8]~12 , u0|nios2_gen2_0|cpu|E_alu_result[8]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8] , u0|nios2_gen2_0|cpu|W_alu_result[8], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0 , u0|mm_interconnect_0|router|Equal3~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~5 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~1 , u0|mm_interconnect_0|router|Equal3~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter[1] , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|av_waitrequest_generated~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|read_latency_shift_reg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|read_latency_shift_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter~0 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter~1 , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter[0] , u0|mm_interconnect_0|peripheral_led_0_avalon_slave_0_translator|wait_latency_counter[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|wren~0 , u0|onchip_memory2_0|wren~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7 , u0|mm_interconnect_0|cmd_mux_005|src_payload~7, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a68 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a68, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a36 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a36, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a4 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a4, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a100 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a100, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~7 , u0|mm_interconnect_0|rsp_mux|src_data[4]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4] , u0|mm_interconnect_0|rsp_mux|src_data[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~17 , u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[29]~6 , u0|nios2_gen2_0|cpu|E_st_data[29]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~29 , u0|mm_interconnect_0|cmd_mux_005|src_payload~29, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a61 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a61, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a93 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a93, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a29 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a29, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a125 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a125, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~29 , u0|nios2_gen2_0|cpu|F_iw[29]~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1]~feeder , u0|nios2_gen2_0|cpu|E_src1[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[33] , u0|mm_interconnect_0|cmd_mux_002|src_data[33], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|byteenable[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~44, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~55 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~55, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~49, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~47, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[6]~9 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[6]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[6]~10 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[6]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~50, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~54, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~51, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~52, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~46, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~53, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~41, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~42, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~30, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~5 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~6 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~7 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~8 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~13 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~23, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 , u0|mm_interconnect_0|cmd_mux_002|src_payload~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 , u0|mm_interconnect_0|cmd_mux_002|src_payload~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[6], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~25 , u0|nios2_gen2_0|cpu|F_iw[6]~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~5 , u0|nios2_gen2_0|cpu|R_src2_lo[0]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[32] , u0|mm_interconnect_0|cmd_mux_002|src_data[32], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|byteenable[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[3], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture_wr_strobe~0 , u0|pio_0|edge_capture_wr_strobe~0, Lab3_FPGA_IP, 1
instance = comp, \fpga_chaves_pio[3]~input , fpga_chaves_pio[3]~input, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|d1_data_in[3] , u0|pio_0|d1_data_in[3], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|d2_data_in[3] , u0|pio_0|d2_data_in[3], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture~0 , u0|pio_0|edge_capture~0, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture~1 , u0|pio_0|edge_capture~1, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture[3] , u0|pio_0|edge_capture[3], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|always1~0 , u0|pio_0|always1~0, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|irq_mask[3] , u0|pio_0|irq_mask[3], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|read_mux_out[3]~3 , u0|pio_0|read_mux_out[3]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|readdata[3] , u0|pio_0|readdata[3], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~3 , u0|mm_interconnect_0|rsp_mux|src_data[3]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3] , u0|mm_interconnect_0|rsp_mux|src_data[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~3 , u0|nios2_gen2_0|cpu|R_src2_lo[2]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~16 , u0|nios2_gen2_0|cpu|E_logic_result[2]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[2]~17 , u0|nios2_gen2_0|cpu|E_alu_result[2]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2] , u0|nios2_gen2_0|cpu|W_alu_result[2], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9 , u0|mm_interconnect_0|cmd_mux_005|src_payload~9, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a98 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a98, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a66 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a66, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a34 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a34, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], Lab3_FPGA_IP, 1
instance = comp, \fpga_chaves_pio[2]~input , fpga_chaves_pio[2]~input, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|d1_data_in[2] , u0|pio_0|d1_data_in[2], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|d2_data_in[2] , u0|pio_0|d2_data_in[2], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture~6 , u0|pio_0|edge_capture~6, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture~7 , u0|pio_0|edge_capture~7, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture[2] , u0|pio_0|edge_capture[2], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|irq_mask[2] , u0|pio_0|irq_mask[2], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|read_mux_out[2]~2 , u0|pio_0|read_mux_out[2]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|readdata[2] , u0|pio_0|readdata[2], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~2 , u0|mm_interconnect_0|rsp_mux|src_data[2]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2] , u0|mm_interconnect_0|rsp_mux|src_data[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[28]~5 , u0|nios2_gen2_0|cpu|E_st_data[28]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~28 , u0|mm_interconnect_0|cmd_mux_005|src_payload~28, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a92 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a92, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a28 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a28, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a60 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a60, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a124 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a124, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~28 , u0|nios2_gen2_0|cpu|F_iw[28]~28, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[9]~12 , u0|nios2_gen2_0|cpu|R_src1[9]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~10 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[45] , u0|mm_interconnect_0|cmd_mux_002|src_data[45], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[27], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~27 , u0|nios2_gen2_0|cpu|F_iw[27]~27, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[4]~16 , u0|nios2_gen2_0|cpu|R_src1[4]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~14 , u0|nios2_gen2_0|cpu|E_logic_result[4]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[4]~15 , u0|nios2_gen2_0|cpu|E_alu_result[4]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4] , u0|nios2_gen2_0|cpu|W_alu_result[4], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~1 , u0|mm_interconnect_0|router|Equal5~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~DUPLICATE , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|irq_mask[1] , u0|pio_0|irq_mask[1], Lab3_FPGA_IP, 1
instance = comp, \fpga_chaves_pio[1]~input , fpga_chaves_pio[1]~input, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|d1_data_in[1] , u0|pio_0|d1_data_in[1], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|d2_data_in[1] , u0|pio_0|d2_data_in[1], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture~4 , u0|pio_0|edge_capture~4, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture~5 , u0|pio_0|edge_capture~5, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture[1] , u0|pio_0|edge_capture[1], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|read_mux_out[1]~1 , u0|pio_0|read_mux_out[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|readdata[1] , u0|pio_0|readdata[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~1 , u0|mm_interconnect_0|rsp_mux|src_data[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1] , u0|mm_interconnect_0|rsp_mux|src_data[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~17 , u0|nios2_gen2_0|cpu|Equal62~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl , u0|nios2_gen2_0|cpu|D_op_wrctl, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0 , u0|nios2_gen2_0|cpu|Equal133~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1] , u0|nios2_gen2_0|cpu|W_ienable_reg[1], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|irq_mask[0] , u0|pio_0|irq_mask[0], Lab3_FPGA_IP, 1
instance = comp, \fpga_chaves_pio[0]~input , fpga_chaves_pio[0]~input, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|d1_data_in[0] , u0|pio_0|d1_data_in[0], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|d2_data_in[0] , u0|pio_0|d2_data_in[0], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture~2 , u0|pio_0|edge_capture~2, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture~3 , u0|pio_0|edge_capture~3, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|edge_capture[0] , u0|pio_0|edge_capture[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~1 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1] , u0|nios2_gen2_0|cpu|W_ipending_reg[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1] , u0|nios2_gen2_0|cpu|W_control_rd_data[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[25]~2 , u0|nios2_gen2_0|cpu|E_st_data[25]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4 , u0|mm_interconnect_0|cmd_mux_005|src_payload~4, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a89 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a89, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a121 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a121, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a57 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a57, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a25 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a25, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~3 , u0|nios2_gen2_0|cpu|F_iw[25]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~11 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[44] , u0|mm_interconnect_0|cmd_mux_002|src_data[44], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[26], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~4 , u0|nios2_gen2_0|cpu|F_iw[26]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~7 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4] , u0|nios2_gen2_0|cpu|R_dst_regnum[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[7]~14 , u0|nios2_gen2_0|cpu|R_src1[7]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~12 , u0|nios2_gen2_0|cpu|E_logic_result[7]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[7]~13 , u0|nios2_gen2_0|cpu|E_alu_result[7]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7] , u0|nios2_gen2_0|cpu|W_alu_result[7], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[43] , u0|mm_interconnect_0|cmd_mux_002|src_data[43], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[20], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~19 , u0|nios2_gen2_0|cpu|F_iw[20]~19, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3] , u0|nios2_gen2_0|cpu|R_dst_regnum[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21]~feeder , u0|nios2_gen2_0|cpu|d_writedata[21]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~23 , u0|mm_interconnect_0|cmd_mux_005|src_payload~23, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a21 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a21, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a53 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a53, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a117 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a117, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a85 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a85, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~23 , u0|nios2_gen2_0|cpu|F_iw[21]~23, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~feeder , u0|nios2_gen2_0|cpu|E_src2[15]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~6 , u0|nios2_gen2_0|cpu|E_logic_result[15]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[15]~7 , u0|nios2_gen2_0|cpu|E_alu_result[15]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15] , u0|nios2_gen2_0|cpu|W_alu_result[15], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[42] , u0|mm_interconnect_0|cmd_mux_002|src_data[42], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[24], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~2 , u0|nios2_gen2_0|cpu|F_iw[24]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2] , u0|nios2_gen2_0|cpu|R_dst_regnum[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23]~feeder , u0|nios2_gen2_0|cpu|d_writedata[23]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2 , u0|mm_interconnect_0|cmd_mux_005|src_payload~2, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a119 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a119, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a87 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a87, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a55 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a55, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a23 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a23, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~1 , u0|nios2_gen2_0|cpu|F_iw[23]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1] , u0|nios2_gen2_0|cpu|R_dst_regnum[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[5]~15 , u0|nios2_gen2_0|cpu|R_src1[5]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt~13 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[41] , u0|mm_interconnect_0|cmd_mux_002|src_data[41], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~37, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[32], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|Add0~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[22], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~0 , u0|nios2_gen2_0|cpu|F_iw[22]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~8 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~9 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0] , u0|nios2_gen2_0|cpu|R_dst_regnum[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9]~feeder , u0|nios2_gen2_0|cpu|d_writedata[9]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~26 , u0|mm_interconnect_0|cmd_mux_005|src_payload~26, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a41 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a41, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a105 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a105, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a9 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a9, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a73 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a73, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~26 , u0|nios2_gen2_0|cpu|F_iw[9]~26, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0 , u0|nios2_gen2_0|cpu|Equal132~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0 , u0|nios2_gen2_0|cpu|Equal134~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg , u0|nios2_gen2_0|cpu|W_bstatus_reg, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE , u0|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[0] , u0|nios2_gen2_0|cpu|W_ienable_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE , u0|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~1 , u0|nios2_gen2_0|cpu|Equal133~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg , u0|nios2_gen2_0|cpu|W_estatus_reg, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg~DUPLICATE , u0|nios2_gen2_0|cpu|W_estatus_reg~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0] , u0|nios2_gen2_0|cpu|W_control_rd_data[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~5 , u0|nios2_gen2_0|cpu|E_logic_result[16]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~3 , u0|nios2_gen2_0|cpu|E_logic_result[18]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~11 , u0|nios2_gen2_0|cpu|Equal127~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9 , u0|nios2_gen2_0|cpu|Equal127~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~10 , u0|nios2_gen2_0|cpu|Equal127~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2 , u0|nios2_gen2_0|cpu|Equal127~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4 , u0|nios2_gen2_0|cpu|Equal127~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3 , u0|nios2_gen2_0|cpu|Equal127~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5 , u0|nios2_gen2_0|cpu|Equal127~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6 , u0|nios2_gen2_0|cpu|Equal127~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7 , u0|nios2_gen2_0|cpu|Equal127~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8 , u0|nios2_gen2_0|cpu|Equal127~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~12 , u0|nios2_gen2_0|cpu|Equal127~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1 , u0|nios2_gen2_0|cpu|Equal127~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0] , u0|nios2_gen2_0|cpu|R_compare_op[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1] , u0|nios2_gen2_0|cpu|R_compare_op[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0 , u0|nios2_gen2_0|cpu|Equal127~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add2~73 , u0|nios2_gen2_0|cpu|Add2~73, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0 , u0|nios2_gen2_0|cpu|E_cmp_result~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result , u0|nios2_gen2_0|cpu|W_cmp_result, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|read_mux_out[0]~0 , u0|pio_0|read_mux_out[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|pio_0|readdata[0] , u0|pio_0|readdata[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0] , u0|mm_interconnect_0|rsp_mux|src_data[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~31, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11]~feeder , u0|nios2_gen2_0|cpu|d_writedata[11]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11 , u0|mm_interconnect_0|cmd_mux_005|src_payload~11, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a107 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a107, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a75 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a75, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a43 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a43, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~11 , u0|nios2_gen2_0|cpu|F_iw[11]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr , u0|nios2_gen2_0|cpu|R_ctrl_retaddr, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid , u0|nios2_gen2_0|cpu|R_valid, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~0 , u0|nios2_gen2_0|cpu|R_src1~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[3]~17 , u0|nios2_gen2_0|cpu|R_src1[3]~17, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~15 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[39] , u0|mm_interconnect_0|cmd_mux_002|src_data[39], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~8 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 , u0|mm_interconnect_0|cmd_mux_002|src_payload~23, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|writedata[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~34, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~33 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~33, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~35, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~36, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~31, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~25, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~32, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~26, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~24, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~45, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[24], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~43, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~27, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~28, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[20], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~40, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[19], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~29 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~29, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[18], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~20, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[4], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~7 , u0|nios2_gen2_0|cpu|F_iw[4]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0 , u0|nios2_gen2_0|cpu|E_alu_sub~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub , u0|nios2_gen2_0|cpu|E_alu_sub, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~16 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[34], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[2], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~9 , u0|nios2_gen2_0|cpu|F_iw[2]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~3 , u0|nios2_gen2_0|cpu|Equal0~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond , u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12 , u0|nios2_gen2_0|cpu|Equal62~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret , u0|nios2_gen2_0|cpu|D_op_eret, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~0 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[13]~4 , u0|nios2_gen2_0|cpu|R_src1[13]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13] , u0|nios2_gen2_0|cpu|E_shift_rot_result[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~1 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~6 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15] , u0|nios2_gen2_0|cpu|E_shift_rot_result[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src1[16]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16] , u0|nios2_gen2_0|cpu|E_shift_rot_result[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16]~6 , u0|nios2_gen2_0|cpu|E_alu_result[16]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16] , u0|nios2_gen2_0|cpu|W_alu_result[16], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[52] , u0|mm_interconnect_0|cmd_mux_005|src_data[52], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[1] , u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6 , u0|mm_interconnect_0|cmd_mux_005|src_payload~6, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a97 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a97, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a33 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a33, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a1 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a1, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a65 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a65, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~6 , u0|nios2_gen2_0|cpu|F_iw[1]~6, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld , u0|nios2_gen2_0|cpu|R_ctrl_ld, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2 , u0|nios2_gen2_0|cpu|E_stall~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~3 , u0|nios2_gen2_0|cpu|Add3~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~2 , u0|nios2_gen2_0|cpu|Add3~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~1 , u0|nios2_gen2_0|cpu|Add3~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0 , u0|nios2_gen2_0|cpu|E_stall~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~0 , u0|nios2_gen2_0|cpu|Add3~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1 , u0|nios2_gen2_0|cpu|E_stall~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3 , u0|nios2_gen2_0|cpu|E_stall~3, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0 , u0|nios2_gen2_0|cpu|D_ctrl_st~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st , u0|nios2_gen2_0|cpu|R_ctrl_st, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~0 , u0|nios2_gen2_0|cpu|E_valid_from_R~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R , u0|nios2_gen2_0|cpu|E_valid_from_R, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~1 , u0|nios2_gen2_0|cpu|R_src1~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[2]~18 , u0|nios2_gen2_0|cpu|R_src1[2]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1] , u0|nios2_gen2_0|cpu|E_shift_rot_result[1], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~16 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2] , u0|nios2_gen2_0|cpu|E_shift_rot_result[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3] , u0|nios2_gen2_0|cpu|E_shift_rot_result[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~14 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4] , u0|nios2_gen2_0|cpu|E_shift_rot_result[4], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6] , u0|nios2_gen2_0|cpu|E_shift_rot_result[6], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5] , u0|nios2_gen2_0|cpu|E_shift_rot_result[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~0 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~12 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7] , u0|nios2_gen2_0|cpu|E_shift_rot_result[7], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8] , u0|nios2_gen2_0|cpu|E_shift_rot_result[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9] , u0|nios2_gen2_0|cpu|E_shift_rot_result[9], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10] , u0|nios2_gen2_0|cpu|E_shift_rot_result[10], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~9 , u0|nios2_gen2_0|cpu|E_logic_result[10]~9, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[10]~10 , u0|nios2_gen2_0|cpu|E_alu_result[10]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10] , u0|nios2_gen2_0|cpu|W_alu_result[10], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[46] , u0|mm_interconnect_0|cmd_mux_002|src_data[46], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[8], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|read~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|read, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|write, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|write~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|write~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|debugaccess, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[14], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~14 , u0|nios2_gen2_0|cpu|F_iw[14]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0 , u0|nios2_gen2_0|cpu|D_ctrl_break~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break , u0|nios2_gen2_0|cpu|R_ctrl_break, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled , u0|nios2_gen2_0|cpu|hbreak_enabled, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0 , u0|nios2_gen2_0|cpu|hbreak_enabled~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~DUPLICATE , u0|nios2_gen2_0|cpu|hbreak_enabled~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|MotorPasso_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr~39, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|sr[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|altera_reset_synchronizer_int_chain[0], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|altera_reset_synchronizer_int_chain[1], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2] , u0|rst_controller|altera_reset_synchronizer_int_chain[2], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3] , u0|rst_controller|altera_reset_synchronizer_int_chain[3], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4] , u0|rst_controller|altera_reset_synchronizer_int_chain[4], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~0 , u0|rst_controller|r_sync_rst_chain~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[1] , u0|rst_controller|r_sync_rst_chain[1], Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|WideOr0~0 , u0|rst_controller|WideOr0~0, Lab3_FPGA_IP, 1
instance = comp, \u0|rst_controller|r_sync_rst , u0|rst_controller|r_sync_rst, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~3, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|wren~0 , u0|onchip_memory2_1|wren~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15 , u0|mm_interconnect_0|cmd_mux_005|src_payload~15, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a47 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a47, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a79 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a79, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a15 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a15, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a111 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a111, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~15 , u0|nios2_gen2_0|cpu|F_iw[15]~15, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0] , u0|nios2_gen2_0|cpu|R_logic_op[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~0 , u0|nios2_gen2_0|cpu|E_logic_result[6]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[6]~0 , u0|nios2_gen2_0|cpu|E_alu_result[6]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6] , u0|nios2_gen2_0|cpu|W_alu_result[6], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~1 , u0|mm_interconnect_0|router|src_channel[5]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|wren~1 , u0|onchip_memory2_1|wren~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13 , u0|mm_interconnect_0|cmd_mux_005|src_payload~13, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a109 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a109, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a45 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a45, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a13 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a13, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a77 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a77, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~13 , u0|nios2_gen2_0|cpu|F_iw[13]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11] , u0|nios2_gen2_0|cpu|E_shift_rot_result[11], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12] , u0|nios2_gen2_0|cpu|E_shift_rot_result[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~7 , u0|nios2_gen2_0|cpu|E_logic_result[12]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[12]~8 , u0|nios2_gen2_0|cpu|E_alu_result[12]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12] , u0|nios2_gen2_0|cpu|W_alu_result[12], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src2_valid~0 , u0|mm_interconnect_0|cmd_demux|src2_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[40] , u0|mm_interconnect_0|cmd_mux_002|src_data[40], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|address[2], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|readdata[16], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~16 , u0|nios2_gen2_0|cpu|F_iw[16]~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE , u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18]~4 , u0|nios2_gen2_0|cpu|E_alu_result[18]~4, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18] , u0|nios2_gen2_0|cpu|W_alu_result[18], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[4]~0 , u0|mm_interconnect_0|router|src_channel[4]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1 , u0|mm_interconnect_0|rsp_mux|WideOr1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0 , u0|mm_interconnect_0|cmd_demux|WideOr0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall , u0|nios2_gen2_0|cpu|E_st_stall, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, Lab3_FPGA_IP, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[51] , u0|mm_interconnect_0|cmd_mux_005|src_data[51], Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[0] , u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8 , u0|mm_interconnect_0|cmd_mux_005|src_payload~8, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a3 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a3, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a67 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a67, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a35 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a35, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a99 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a99, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~8 , u0|nios2_gen2_0|cpu|F_iw[3]~8, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~1 , u0|nios2_gen2_0|cpu|D_ctrl_logic~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic , u0|nios2_gen2_0|cpu|R_ctrl_logic, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~13 , u0|nios2_gen2_0|cpu|E_logic_result[5]~13, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[5]~14 , u0|nios2_gen2_0|cpu|E_alu_result[5]~14, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5] , u0|nios2_gen2_0|cpu|W_alu_result[5], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0 , u0|mm_interconnect_0|router|Equal4~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~2 , u0|mm_interconnect_0|router|src_channel[5]~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src5_valid~0 , u0|mm_interconnect_0|cmd_demux|src5_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0 , u0|mm_interconnect_0|cmd_mux_005|src_payload~0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a96 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a96, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a64 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a64, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a32 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a32, Lab3_FPGA_IP, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~5 , u0|nios2_gen2_0|cpu|F_iw[0]~5, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~0 , u0|nios2_gen2_0|cpu|Equal0~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~3 , u0|nios2_gen2_0|cpu|D_ctrl_exception~3, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~2 , u0|nios2_gen2_0|cpu|D_ctrl_exception~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception , u0|nios2_gen2_0|cpu|R_ctrl_exception, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~7 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~7, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0 , u0|mm_interconnect_0|cmd_mux_005|src_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src1_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0 , u0|nios2_gen2_0|cpu|F_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid~DUPLICATE , u0|nios2_gen2_0|cpu|R_valid~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst , u0|nios2_gen2_0|cpu|E_new_inst, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~0 , u0|nios2_gen2_0|cpu|W_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid , u0|nios2_gen2_0|cpu|W_valid, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read~DUPLICATE , u0|nios2_gen2_0|cpu|i_read~DUPLICATE, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~1 , u0|mm_interconnect_0|cmd_mux_002|src_valid~1, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src1_valid~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~12 , u0|nios2_gen2_0|cpu|F_iw[12]~12, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~16 , u0|nios2_gen2_0|cpu|Equal62~16, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_bret , u0|nios2_gen2_0|cpu|D_op_bret, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[0] , u0|nios2_gen2_0|cpu|W_ipending_reg[0], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|intr_req~0 , u0|nios2_gen2_0|cpu|intr_req~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13]~0 , u0|nios2_gen2_0|cpu|D_iw[13]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~10 , u0|nios2_gen2_0|cpu|F_iw[5]~10, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg , u0|nios2_gen2_0|cpu|D_wr_dst_reg, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg , u0|nios2_gen2_0|cpu|R_wr_dst_reg, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren , u0|nios2_gen2_0|cpu|W_rf_wren, Lab3_FPGA_IP, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], Lab3_FPGA_IP, 1
instance = comp, \u0|peripheral_led_0|LEDs[0]~feeder , u0|peripheral_led_0|LEDs[0]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|peripheral_led_0|LEDs[0]~0 , u0|peripheral_led_0|LEDs[0]~0, Lab3_FPGA_IP, 1
instance = comp, \u0|peripheral_led_0|LEDs[0]~1 , u0|peripheral_led_0|LEDs[0]~1, Lab3_FPGA_IP, 1
instance = comp, \u0|peripheral_led_0|LEDs[0] , u0|peripheral_led_0|LEDs[0], Lab3_FPGA_IP, 1
instance = comp, \u0|peripheral_led_0|LEDs[1] , u0|peripheral_led_0|LEDs[1], Lab3_FPGA_IP, 1
instance = comp, \u0|peripheral_led_0|LEDs[2] , u0|peripheral_led_0|LEDs[2], Lab3_FPGA_IP, 1
instance = comp, \u0|peripheral_led_0|LEDs[3]~feeder , u0|peripheral_led_0|LEDs[3]~feeder, Lab3_FPGA_IP, 1
instance = comp, \u0|peripheral_led_0|LEDs[3] , u0|peripheral_led_0|LEDs[3], Lab3_FPGA_IP, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, Lab3_FPGA_IP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, Lab3_FPGA_IP, 1
