instruction_memory_ip.v,verilog,xil_defaultlib,../../../../JZ_project_2.srcs/sources_1/ip/instruction_memory_ip/sim/instruction_memory_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
